




ANNUAL REPORT 2023





INSTITUTO DE MICROELECTRÓNICA DE SEVILLA

Centro Nacional de Microelectrónica


C/ Américo Vespucio (Intersection with Leonardo Da Vinci) PCT Cartuja: 41092 - Seville, Spain

Phone: +34 95 446 66 66 Fax: +34 95 446 66 00

www.imse-cnm.csic.es

Layour and design: tiporium.com

OUTLINE



FOREWORD

This report summarizes the research activities and the main achieved objectives by the Instituto de Microelectrónica de Sevilla (IMSE) during 2023.


During 2023, after the pandemic situation and the shortage of electronics supplies, the microelectronics sector has become strategic for the world economy. As a consequence, IMSE has witnessed an increase of competitive research calls focused in the microelectronics area, as well as an increase of collaboration opportunities with national and international industries and academic partners.

During 2023, IMSE has been participating in 15 collaborative EU projects, 1 ONR project, 21 national projects, 9 regional projects and 5 industrial contracts, totaling over 11M€. The scientific production of the Institute can be summarized in 40 full journal papers in high impact journals from which we can highlight a publication in Nature Geoscience as a result of a collaboration for metereology observation in Mars.

During this year, 5 new patent applications have been filled at IMSE.

Overall, 2023 can be remarked as an intense year of project activities and international collaborations, with good scientific productivity.





ABOUT IMSE



The Instituto de Microelectrónica de Sevilla (IMSEC-NM - Seville Institute of Microelectronics) is an R&D&I joint center of the Consejo Superior de Investigaciones Científicas (CSIC - Spanish National Research Council) and the Universidad de Sevilla. Together with its counterpart institutes in Barcelona and Madrid, it forms part of the Centro Nacional de Microelectrónica (CNM - National Microelectronics Center). The Institute is dedicated to the field of Physical Science and Technologies, one of the eight areas into which research activity is divided by the CSIC. Its main area of specialization is the design of CMOS analog and mixed-signal integrated circuits and their use in different application contexts such as radiofrequency, microsystems or data conversion. The IMSE-CNM began its operations in October 1989 under the auspices of an agreement signed by the Junta de Andalucía (the Andalusian Regional Government), the CSIC and the Universidad de Sevilla. Its founding research group was initially based on the premises of the Centro de Informática Científica de Andalucía (CICA - Scientific Computing Center of Andalucía), as a subsidiary department of the Instituto de Microelectrónica de Barcelona (Barcelona Institute of Microelectronics). Later, in 1996, it was established by the Governing Board of the CSIC as a Institute in Formation, occupying a building next to the CICA ceded by the Junta de Andalucía. In late 2008, the Institute was enlarged and relocated in new premises purpose-built by the CSIC in the Parque Científico y Tecnológico Cartuja (Cartuja Scientific and Technological Park). On October 2015, by

means of a Specific Collaboration Agreement signed by the CSIC and the Universidad de Sevilla, the center became a Joint Institute of both institutions. The IM-SE-CNM staff consists of approximately one hundred people, including scientists and support personnel. Most of them work for the CSIC and the Universidad de Sevilla. IMSE-CNM employees are involved in advancing scientific knowledge, designing high level scientific-technical solutions and in technology transfer. Their duties include both research and teaching activities, the latter mainly at official master and PhD degrees. The projects undertaken at the Institute mostly correspond to EU research initiatives, National R+D Plans and Research Plans funded by the Junta de Andalucía. They focus primarily on implementing innovative concepts in silicon, using either the CNM's own clean room at the Instituto de Microelectrónica de Barcelona (IMB-CNM) or external foundries, mainly from Europractice or CMP IC services. The Institute also participates in several technology and knowledge transfer activities with microelectronics companies, at both national and international level. These activities take the form of collaboration in numerous research contracts, the organization of training courses and the provision of scientific and technical consultation services for companies and government departments. The Instituto de Microelectrónica de Sevilla (IMSE-CNM) is a joint center of the Consejo Superior de Investigaciones Científicas (CSIC - Spanish National Research Council) and the Universidad de Sevilla.

DIRECTIONS:

The Instituto de Microelectrónica de Sevilla (IMSE) is located in the Parque Científico y Tecnológico Cartuja (Cartuja Scientific and Technological Park) on Isla de La Cartuja, at the corner of Calle Américo Vespucio and Calle Leonardo da Vinci.

C/ Américo Vespucio, 28. Parque Científico y Tecnológico Cartuja - 41092 Sevilla, Spain + 34 954 466 666 / www.imse-cnm.csic.es info@imse-cnm.csic.es GPS: 37° 24′ 44″ N - 06° 00′ 21″ W

ORGANIZATION

The Instituto de Microelectrónica de Sevilla (IMSE-CNM) is a joint center of the Consejo Superior de Investigaciones Científicas (CSIC - Spanish National Research Council) and the Universidad de Sevilla. The IMSE-CNM management structure is as follows:

Direction: Teresa Serrano Gotarredona

direccion.ims-cnm@csic.es

Vice-Direction: Diego Vázquez García de la Vega


dgarcia@imse-cnm.csic.es

Technical Vice-Direction: Joaquín Ceballos

Cáceres joaquin@imse-cnm.csic.es

Management: José Francisco Barreña Moreno

gerencia.ims-cnm@csic.es



ADMINISTRATIVE SERVICES UNIT

The Institute's research activities are carried out by Research Units responsible for project development. There are currently four of these units:

- Design and Test of Mixed-Signal Integrated Circuits
- Analog and Mixed-Signal Microelectronics
- Design of Digital and Mixed-Signal Integrated Circuits
- Micro/Nanometric Circuits and Systems

The Institute's infrastructure is also supported by two Technical Units.

- Laboratories and Infrastructures Technical Unit
- Computer Support Technical Unit

6 | ABOUT IMSE | 7


HUMAN RESOURCES

The personnel at the IMSE-CNM permanently or temporarily engaged in the Institute's activities includes nearly 110 people. Most of them work for the CSIC and the Universidad de Sevilla, but there are also teachers and students from other organisms on research internships as it is shown in the figure. These internships do not imply any kind of employer-employee relationship with the CSIC.



BUDGET

Incoming resources, distributed by concepts, for the year 2023 are shown in the following graphs (excluding staff costs). External funding is obtained either from competitive public projects or industrial contracts. Operating expenses are provided by CSIC and Universidad de Sevilla.



INFRASTRUCTURE

◆ LABORATORIES

IMSE-CNM has its own laboratories and workshops, specifically habilitated for research, development and innovation tasks carried out at the Institute. The laboratories are well fitted out with equipment and instrumentation, and are run by a permanently employed team of specialists.

Head of Unit

Joaquín Ceballos Cáceres joaquin@imse-cnm.csic.es >




This laboratory is mainly dedicated to perform parametric measurements in semiconductors and passive devices. In this lab it is possible to acquire internal signals from the semiconductors, already cutted and packaged, or from wafers up to 3.5", and performing tests at temperatures ranging from -125°C to 150°C.

Chief Lab Technician

Antonio Ragel Morales ragel@imse-cnm.csic.es





Equipment


Semiconductor Parameter Analyzers, Climatic Chambers, Probe Station, Temperature Forcing System, C Meter CV Plotter, LCR Meter.

Optoelectronics Lab

This lab is equipped with the instrumentation needed to characterize visible light sensors and integrated circuits made up of discrete sensors or visible light matrices. A dark chamber is also available for sensor characterization.

Chief Lab Technician

Antonio Ragel Morales ragel@imse-cnm.csic.es



winment


Optical Characterization Equipment, Monochromator, Pulsed Laser, Video Development Platform, Lux Meter, Laser Modules, Photo and Video Lenses, Spectrometer

Radiofrequency Lab

It alllows to perform spectrum and network measurements, and it is equipped with an anechoic chamber for device characterization or electromagnetic compatibility (EMC) measurements. It also allows to perform on wafer (up to 150 mm) as well as on printed circuit measurements.

Chief Lab Technician

Antonio Ragel Morales ragel@imse-cnm.csic.es



Equipment


Anechoic Chamber, Noise Figure Analyzer, Spectrum/Network Analyzers, Probe Station, Vector Signal Generators, Noise Sources, Power Meter

A/D Measurement Lab

This is the largest lab in the IMSE. It has twelve fully-reconfigurable mobile stations to carry out the experimental tests on mixed-signal integrated circuits. It also has twelve carts with spectfic measurement equipment that can be attached to any of the mobile stations depending on the requirements of the A/D measurements to perform.

Chief Lab Technician

Antonio Ragel Morales ragel@imse-cnm.csic.es



Equipment


Spectrum/Network Analyzers, Logic Analyzers, Arbitrary Waveform Generators, Pulse Generators, Oscilloscopes, Data Acquisition Boards, Differential Amplifiers, Frecuency Counters, Switch/Control Unit, Test Systems, Power Meter, Electrometer, Lock-in Amplifier, Picoammeter, Phase Noise Measurement System.

Pulsed Laser Lab

This lab is equipped with the new pulsed laser PULBOX PICO-RAD compact system for single-event effects testing. Using a single photon technique and a 1064nm wavelength (near-infrared) pulsed laser source, this facility allows the study of the impact of high energy particles over integrated circuits for space, medical or nuclear applications.

Chief Lab Technician

Antonio Ragel Morales ragel@imse-cnm.csic.es



Equipment

Pulsed Laser, Oscilloscope

Cibersecurity Lab

The Cibersecurity Laboratory has the required equipment to evaluate the immunity against different types of collateral channel attacks, which are based on the information obtained from the physical implementation of the cryptosystems (power consumption, algorithm's execution time, response to induced failures, electromagnetic emission, etc.).

Chief Lab Technician

Antonio Ragel Morales ragel@imse-cnm.csic.es



Equipment


Device Current Waveform Analyzer, Logic Analyzers, Function Generators, Pulse Generators, Oscilloscopes, Arbitrary Waveform Generator, Power Meter, Motorized XY Microscope Stage, Ultra Wide Band Low Noise Amplifier, Data Acquisition System, Power Supply

Complex Systems Lab

This lab has been designed to provide accommodation to those systems that, due to either their size or their special characteristics, require a greater space or an isolated environment. It is also equipped with a showcase for the manipulation of dangerous chemical products and a security cabinet.

Chief Lab Technician

Antonio Ragel Morales ragel@imse-cnm.csic.es



Equipment

Koala Robot, Area Preparation System, 3D Printer

ATE Agilent 93000

The Agilent 93000 SOC C200e Semiconductor Test System allows carrying out prototyping and fabrication tests of mixed-signal circuits (either already packaged or directly onto the wafer) in one only platform. It is also possible to incorporate the Thermonics T-2650 BV, a temperature forcing system that allows to perform the tests under temperature conditions ranging from -55°C to 200°C.

Chief Lab Technician

José M. Mora Gutiérrez jmiguel@imse-cnm.csic.es



quipment


Agilent 93000 Semiconductor Test System, Temperature Forcing System, Oscilloscope

Special Assembly Workshop

The Special Assembly Workshop has equipment for soldering and desoldering high density packaging components, such as BGAs, mini-BGAs and fine-pitch surface-mount components.

Chief Lab Technician

Miguel A. Lagos Florido mlagos@imse-cnm.csic.es



Equipment

IR Rework System, Precision Placement System, Soldering Stations

Packaging Workshop

This workshop is devoted to make the bonding between chip and package. It has all the required resources to face the challenges that deep-submicron technologies pose, allowing connections with pitch sizes down to 50 µm. This workshop features two semi-automatic ultrasound micro-soldering machines, with thread diameters of up to 17 µm, for ball-bonding and wedge-bonding. To verify the quality of connections, there is a micro-soldering test system for evaluating thread-resistance and solder ball shear. It also has two chip and wafer storage units for keeping ICs at optimal temperature and humidity conditions.

Chief Lab Technician

Antonio Maestre Prieto maestre@imse-cnm.csic.es



Equipment

Wire Bonders, Bondtester, Ultra Low Humidity Cabinets

PCB Assembly Workshop

The PCB Assembly Workshop has all the equipment needed for soldering and desoldering thru-hole circuits mounted on PCBs, perforated matrix plates, and, in general, on any circuit-test development plates that do not require special welding techniques.

Chief Lab Technician

Antonio Maestre Prieto maestre@imse-cnm.csic.es



Equipment


Soldering & Desoldering Stations, Ultrasonic Cleaning Bath

CAD TOOLS

Most of the software tools used at the IMSE-CNM are design tools which cover several stages of the integrated circuit design process, from automatic HDL-based synthesis to the completion of full-custom layouts. As a member of the European consortium EUROPRACTICE, IMSE-CNM holds many of the licenses required by these design tools. The CAD software tool library at IMSE-CNM also includes in-house CAD tools and free-distribution tools from universities and other research centers.

CAD Manager

Dolores Vázquez Boza lola@imse-cnm.csic.es



◆ COMMERCIAL TOOLS

Cadence Design Framework II

Analog and digital semi/full-custom design.

Cadence provides a complete integrated circuit environment allowing both analog design flows (schematic capture, electrical simulation, layout editing, design rule checking, parasitic extraction, LVS verification, etc.) and digital flows (functional description, automatic synthesis, logic simulation, automatic place & route, etc.). The environment also includes tools and languages for describing and simulating mixed analog-digital designs (AHDL, hierarchy editor, etc.).

Mentor Graphics

Analog and digital semi/full-custom design.

Mentor Graphics provides a complete integrated circuit environment allowing full digital design flow (functional description, automatic synthesis, logic simulation). This tool also covers semi-custom and full-custom layout design.

Synopsys

Simulation and VHDL synthesis.

Synopsys provides a series of HDL simulation and synthesis tools (VHDL and Verilog) for designs in both ASIC and FPGA technologies. The current distribution of this tool includes also packages for high-level synthesis, low-power synthesis, design for testability, test files and test vector generation, formal verification, temporal analysis and the use and development of IP modules.

Xilinx

FPGAs development.

Xilinx provides different tools for FPGA system design: Integrated Software Environment (ISE), a basic set of tools that facilitates the description, synthesis, implementation and verification of designs created on Xilinx CPLDs and FPGAs; Embedded Development Kit (EDK) for programmable embedded system design; ChipScope Pro, which makes it possible to

12 | ABOUT IMSE | 13

display all the signals and internal nodes of an FPGA; and System Generator for DSP, for developing digital signal processing systems on FPGAs.

Saber

Electrical simulator for mixed-signal designs.

Among other utilities, this includes: SaberHDL, a tool for simulating complex mixed-signal systems or technologies; SaberDesigner, for creating and editing designs, controlling simulations interactively and displaying and analyzing waveforms; SaberGuide, for behavioral simulation; SaberSketch, a graphical user interface; and MAST, a mixed-signal hardware description language.

Hspice

Electrical simulator.

The standard tool for simulating circuits at electrical level, this simulator makes it possible to incorporate certified device models from leading MOS device manufacturers. Featuring latest-generation simulation and analysis algorithms, it has become one of the most reliable and best known industrial circuit simulators.

Agilent Advanced Design System

Design tool for high frequency design.

The Advanced Design System (ADS) is an electronic design automation tool for RF, microwave and signal integrity applications. It uses cutting edge technologies such as 3D EM and X-parameter simulators. This tool is used by leading developers of wireless applications for communications and networks, and also by leading aerospace and defense technology companies. In one single integrated platform ADS provides design and verification standards, with wireless design libraries and EM circuit-system co-simulation, for WiMAX, LTE, multi-gigabit links and radar and satellite communications applications.

Matlah/Simulink

High-level technical computing language and interactive prototype design and development. Dynamic and embedded multi-domain simulation environment. MATLAB is a high-level technical computing language and an interactive platform for algorithm design, numerical computation and data analysis and visualization. Simulink is a tool for multi-domain simulation and design based on dynamic and embedded system models.

◆IN-HOUSE CAD TOOLS

Xfuzzy

Design of fuzzy-inference systems

Xfuzzy, the design environment for fuzzy systems, includes a set of tools that help with the design of fuzzy-logic inference-based systems, from initial description right through to final implementation. Based on the XFL specification language, Xfuzzy has tools for describing, verifying and synthesizing fuzzy systems (both software and hardware). It also features tools which allow the easy editing of package operators and hierarchical structures, tools for generating 2-D and 3-D data graphics and tools for monitoring inference processes.

Circuit optimization using simulated annealing techniques

FRIDGE is an analog circuit optimization tool with many innovative features. It was developed to streamline the process of designing integrated circuits. FRIDGE is used to size analog circuits automatically according to design requirements. The

optimization process takes place in two stages: in the first, statistical optimization techniques are applied, while deterministic techniques are applied in the second. Computational costs are drastically reduced by correctly formulating the cost function (where the designer's requirements are established) and adjusting the movement generator to match the nature of the analog sizing problem. All this can be done thanks to FRIDGE's innovative features, which include: preliminary exploration of the design space using a coarse grid to determine the best regions for further exploration, adaptive control of the temperature in the simulated annealing statistical techniques, synchronization of movement amplitude in parameter space with the temperature, etc.

Simsides

SIMulink-based Slgma-DEIta Simulator

SIMSIDES is a time-domain behavioral simulator for ΔMs that was developed as a toolbox in the MAT-LAB/SIMULINK environment. SIMSIDES can be used for simulating any arbitrary ∑∆M architecture implemented with discrete-time (DT) or continuous-time (CT) circuit techniques.

RESEARCH AREAS & LINES

The Instituto de Microelectrónica de Sevilla is structured into Research Units whose scientific objectives focus primarily on the implementation and experimental verification of innovative concepts related to the design of microand nano-electronic circuits and systems.

The Research Lines developed at IMSE-CNM aim to provide solutions both in traditional sectors, such as communications, processing systems or instrumentation, and in emerging sectors, such as medical engineering, environment or space technology. These lines also consider the introduction of new devices, such as nano-sensors and micro-electro-mechanical systems (MEMS), and the use of unconventional computing paradigms, such as neural networks or fuzzy logic.

RESEARCH AREAS

ANALOG SIGNAL PROCESSING

- Analog, Mixed-Signal and Radio Frequency (AMS-RF) Circuits
- Analog-to-Digital Converters and Mixed-Signal Interfaces
- T est and Design-for-Test of Analog, Mixed-Signals and RF (AMS-RF) Circuits
- Modeling, Design and Synthesis Techniques of Analog, Mixed-Signal, RF and Heterogeneous Circuits and Systems
- Low-Voltage and Low-Power Analog and Mixed-Signal Design in Deep Submicron and Nanometer CMOS Technologies
- Sigma-Delta Data Converters

DIGITAL SIGNAL PROCESSING & VLSI SYSTEMS

- CMOS Digital Intelligent and Suistainable Integrated Circuits
- DigItal Embedded Systems and IoT
- Cybersecurity

BRAIN-INSPIRED NEURAL NETWORKS AND ARTIFICIAL INTELLIGENCE

- Neuromorphic Cognitive Systems
- Microelectronic Systems for Computational Intelligence

SENSORY & PHOTON IC VISION SYSTEMS

- CMOS Smart Imagers and Vision Chips
- Heterogeneous Sensory-Processing Systems and 3-D Integration
- Dynamic Vision Sensors

NANOELECTRONICS AND EMERGING TECHNOLOGIES

- Circuit Design using Emerging Devices and Non-Conventional Logic Concepts
- Nanoscale Memristor Circuits and Systems

BIOMEDICAL AND BIOINSPIRED CIRCUITS AND SYSTEMS

- Biomedical Circuits and Systems
- Wireless Implantable and Wearable Intelligent Biosensor Devices

INTEGRATED CIRCUITS FOR SPACE APPLICATIONS

High-Speed High-Resolution ADCs & DACs for Space



RESEARCH AREA ◆ ANALOG SIGNAL PROCESSING

Analog, Mixed-Signal and Radio Frequency (AMS-RF) Circuits

Contact

Eduardo Peralías Macías

peralias@imse-cnm.csic.es

The activities of this research line focus on the development of design techniques and methodologies, mainly in advanced CMOS technologies, for analogue mixed-signal and radiofrequency circuits, with special emphasis on analogue-digital converters (ADCs) and application specific IPs (intellectual properties) for front-end analogue signal processing applications that require low power consumption, high speed and high resolution. We develop concepts such as robustness against technological variability and environmental conditions, digital calibration, self-correction and self-adjustment. All this in the framework of systems for different applications, and specifically for aerospace and wireless communications applications.


Kevwords

Analog Design; Analog-to-Digital Converters; Radio Frequency Front-End; Digital Calibration; Self-Correction; Wireless and Space Applications


Research Highlights

- ◆ J.L. Gonzalez, J.C. Cruz, R.L. Moreno and D. Vazquez, "A Proposal for Yield Improvement with Power Tradeoffs in CMOS LNAs", IEEE Latin America Transactions, vol. 14, no. 1, pp. 13-19, Jan 2016 »
- R. Fiorelli and E. Peralías, "Semi-empirical RF MOST model for CMOS 65nm technologies: Theory, extraction method and validation", Integration, the VLSI Journal, vol. 52, pp. 228-236, 2016 »

- A. Ginés, R. Fiorelli, A. Villegas, R. Doldán, M. Barragán, D. Vázquez, A. Rueda and E. Peralías, "Design of an Energy Efficient ZigBee Transceiver", Chap. 7 in Thomas Noulis (Ed.), Mixed-signal circuits, CRC-Press, 2015 »
- ◆ A.J. Ginés, G. Leger, E. Peralías and A. Rueda, "Close-loop Simulation Method for Evaluation of Static Offset in Discrete-Time Comparators", Proceeding of the IEEE International Conference on Electronics Circuits and Systems (ICECS), Marsella, 2014 »
- ◆ R. Fiorelli, F. Silveira and E. Peralias, "MOST Moderate-Weak-Inversion Region as the Optimum Design Zone for CMOS 2.4-GHz CS-LNAs", IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 3, pp. 556-566, 2014 »



Caption: Prototype of a Zigbee/IEEE 802.15.4 transciever, implemented in a 1.2V 90nm CMOS technology



Caption: 1.8V 15-bit 100Msps Pipeline ADC: layout and post-layout simulation results of Nyquist performance with and without transient noise

Analog-to-Digital Converters and Mixed-Signal Interfaces

Contact A 17bit 40kS/s Switched-Capacitor ΣΔΜ Audio application
 CMOS 1.2um 5V Ángel Rodríguez Vázquez A 16.4bit 9.6kS/s Switched-Capacitor ΣΔΜ angel@imse-cnm.csic.es Energy metering application CMOS 0.7um 5V Rocío del Río Fernández rocio@imse-cnm.csic.es Research, development, and innovation regarding the implementation of high-performance mixed-signal interfaces, including front-end amplifiers, ADCs and DACs, in mainstream CMOS technological processes. Covered activities - Exploration of novel architectural and circuital techniques for ADCs and DACs that are specially suited for low-voltage low-power operation in deep-submicron and nanometer CMOS processes.

- Development of top-down methodologies that support their optimized performance from the early design phases, including accurate behavioral modeling of mixed-signal circuital blocks.
- Exploration of reconfiguration strategies and programmability techniques at the architecture and circuit level for adaptive interface performance.
- Exploration of calibration techniques and architectures
- Optimum chip implementation and verification.
 The areas of application include wireline, wireless and optoelectronic communications, sensor interfaces, and medical electronics.

Expertise is supported by a long-term tradition (over 20 years) in the field of mixed-signal design, with special emphasis on sigma-delta, pipeline, ramp and SAR ADCs and several chips successfully transferred to industry. The accumulated know-how drives R&D, cooperation, and dissemination activities with both academia and world-leader industrial partners.


Keyword

ADCs; DACs; Mixed-Signal Interfaces; Nyquist; Sigma-Delta; Pipeline; SAR; Current-Steering; Design Methodologies; Behavioral Modeling; Performance Pptimization

Technology Transfer

Transference of a high-performance sigma-delta con-

Caption: Summary of designed sigma-delta modulator ICs



verter designed by our research group to Alcatel Microelectronics and STMicroelectronics for its incorporation into the ADSL2+ modem chipset ST20190 Utopia for CPE applications (massive production in 2004).

Research Highlights

- J. Ruiz-Amaya, M. Delgado-Restituto and A. Rodriguez-Vazquez, "Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs", Springer, 2011
- R. del Rio, F. Medeiro, B. Perez-Verdu, J.M. de la Rosa and A. Rodriguez-Vazquez, "CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom: Error Analysis and Practical Design", Springer, 2006
- ◆ J. Ruiz-Amaya, J.M. de la Rosa, F.V. Fernandez, F. Medeiro, R. del Rio, B. Perez-Verdu and A. Rodriguez-Vazquez, "High-Level Synthesis of Switched-Capacitor, Switched-Current and Continuous-Time ∑Δ Modulators using SIMULINK-Based Time-Domain Behavioral Mo-

16 I RESEARCH AREAS & LINES

RESEARCH AREAS & LINES

dels", IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52 (9), pp. 1795-1810, 2005

◆ A. Rodriguez-Vazguez, F. Medeiro and E. Janssens (Eds.). "CMOS Telecom Data Converters", Springer, 2003

Kev Research Projects & Contracts

SPIRIT: Secured Platform for Intelligent and Reconfigurable Voice and Data Terminals (MEDEA+ 2A101)

PI: Manuel Delgado Restituto

Funding Body: MEDEA+ (European public funding) 2006 - 2009

> ALCATEL SINTEF Alcatel uElectronics AMI IMEC Invented for life BOSCH DOLPHIA MEMSCAP MEMSCAP austriamicrosystems Landis & Gyr

Test and Design-for-Test of Analog, Mixed-Signals and RF (AMS-RF) Circuits

Contact

Diego Vázquez García

dgarcia@imse-cnm.csic.es

Gildas Léger

leger@imse-cnm.csic.es

Alternate Test. From a completely characterized subset of circuits, a machine-learning algorithm extracts the non-linear and multi-dimensional relations between simple signatures and specifications. This model is further used to test the rest of circuits with the simple signatures only.

This research line gathers all the activities related to the development of test techniques. These can be lowcost functional approaches whose goal is the direct estimation of the specified performance. Other structural

into System-on-Chip (IST 2001-34283) PI: Belén Pérez Verdú

TAMES-2: Testability of Analog Macrocells Embedded


Funding Body: European Union (European public funding)

2002 - 2004

Design of Up-Stream and Down-Stream Data Converter for New Generation ADSL 6

PI: Ángel Rodríguez Vázguez

Funding Body: Alcatel Microelectronics (European private funding) 2001 - 2003



approaches (defect-oriented or indirect) make more use of Design-for-Testability features and rely on the consideration that the circuit is correct by design. As a result, they are more focused on the detection of spot defects or unexpectedly excessive parametric deviations.

In both cases, embedded test techniques (commonly called Built-In Self-Test or BIST) are of particular interest to reduce test plan complexity, to enable the test of IP blocks with limited accessibility within a Systemon-Chip (SoC) or even to enable in-field testing (which increases system-level diagnosis capability).

Our most recent research themes in this line are:

- On-line test and BIST for AMS-RF circuits.
- Characterization techniques for periodic signals and signal generation circuits for the embedded functional test of AMS circuits.
- Low-cost functional test techniques for Analog to Digital data converters.

- Machine-learning indirect test applied to AMS-RF cir-
- Development of robust tests based on causal relationships.

Kevwords

Mixed-Signal Integrated Circuits; Test; Testing; Design-for-Test (DfT); Built-In-Selft-Test (BIST); Machine-Learning

Research Highlights

- G. Leger and M. J. Barragan, "Brownian distance correlation-directed search: A fast feature selection technique for alternate test", Integration, the VLSI Journal, vol. 55, pp. 401-414, Sep 2016
- ◆ A.J. Gines E. Peralias, G. Leger, A. Rueda, G. Renaud, M.J. Barragan and S. Mir, "Linearity test of high-speed high-performance ADCs using a self-testable on-chip generator", IEEE European Test Symposium (ETS), Amsterdam, 2016
- ◆ M.J. Barragan and G. Leger, "A Procedure for Alternate Test Feature Design and Selection", IEEE Design & Test, vol. 32, no. 1, pp. 18-25, Feb 2015
- ◆ M.J. Barragan, G. Leger, D. Vazguez and A. Rueda, "On-chip sinusoidal signal generation with harmonic cancelation for analog and mixed-signal BIST applications", Analog Integrated Circuits and Signal Processing, vol. 82, pp. 67-79, 2015
- ◆ Best Special session award: M.J. Barragan, G. Leger, F. Azais, R.D. Blanton, A. D. Singh and S. Sunter, "Special session: Hot topics: Statistical test methods," VLSI Test Symposium (VTS), Napa (USA), 2015

Key Research Projects & Contracts

IndieTEST: Indirect Test solutions for analog, mixed-signal and RF integrated systems (PICS CNRS) PI: Gildas Léger (CSIC) / Manuel Barragán (CNRS) Funding Body: CSIC & CNRS Jan 2017 - Dec 2019

n-PATETIC: New paradigms for testing mixed-signal integrated circuits (TEC2015-68448-R)

PI: Adoración Rueda Rueda

Funding Body: Min. de Economía y Competitividad Jan 2016 - Dec 2018

DANTE: Adapting Mixed-signal and RF ICs Design and Test to Process and Evironment Variability (TEC2011-

PI: Adoración Rueda Rueda

Funding Body: Min. de Ciencia e Innovación Jan 2012 - Dec 2014

ACATEX: Self-calibration and self-test of analog, mixed-signal and radio frecuency circuits (P09-TIC-5386)


PI: Adoración Rueda Rueda


Funding Body: Junta de Andalucía - Proyectos de Excelencia. Mar 2010 - Feb 2014

TOETS: Towards One European Test Solution

PI: José L. Huertas Díaz

Funding Body: CE: CATRENE European Program -CT302. Dec 2009 - Nov 2011





Caption: Statistical post processing for Alternate Test. From a completely characterized subset of circuits, a machine-learning algorithm extracts the non-linear and multi-dimensional relations between simple signatures and specifications. This model is further $\,$ used to test the rest of circuits with the simple signatures only.

Low-cost tester (digital?)

Measurement method] Caption: Measurement method for ADCs based on double-histogram. From the histograms (output code density) obtained for a non-linear monotonous input signal and its replica with an additive offset, the INL of a highresolution ADC can be retrieved at low cost.

Modeling, Design and Synthesis Techniques of Analog, Mixed-Signal, RF and Heterog neous Circuits and Systems

Contact

Francisco V. Fernández Fernández

pacov@imse-cnm.csic.es

The general objective of this research line is to develop new modeling, design and synthesis strategies for analog, mixed-signal, radio-frequency (RF) and heterogeneous integrated circuits and systems, aiming at better performances, smaller design and fabrication cost and smaller power consumption. This also involves dealing with the increasing variability of modern technologies.

More specifically, the work includes activities in different aspects of the circuit design flow, as well as their exploitation in industrial-class designs:


- Pareto-based behavioral modeling with support to multiple hierarchical design flows.
- Layout-aware synthesis methodologies for analog/RF circuits.
- Electromagnetic-simulation-based performance modeling of passive devices for RF circuit design.
- Variability-aware design techniques.
- Development and exploitation of emerging design methodologies: bottom-up techniques, hybrid techniques and competitive strategies.
- Simulation techniques for time-zero and time-dependent variability.

Keywords


Systematic Design Methodologies; Single-Objective and Multi-Objective Optimization; Reconfigurable Design; Layout-Aware Design; Variability-Aware Design; Aging Simulation

Research Highlights

- F. Passos, E. Roca, J. Sieiro, R. Castro-Lopez and F.V. Fernandez, "An Efficient Transformer Modeling Approach for mm-Wave Circuit Design", AEU International Journal of Electronics and Communications, vol. 128, article 153496, 2021
- F. Passos, E. Roca, R. Martins, N. Lourenço, S. Ahyoune, J. Sieiro, R. Castro-Lopez, N. Horta and F. V. Fernandez, "Ready-to-Fabricate RF Circuit Synthesis using a Layout- and Variability-Aware Optimization-based Methodology", IEEE Access, vol. 8, pp. 51601-51609, 2020



] Caption: Design Tool developed in the group: SIDe-O Toolbox



Caption: Design Tool developed in the group: CASE

- ◆ F. Passos, E. Roca, J. Sieiro, R. Fiorelli, R. Castro-Lopez, J.M. López-Villegas and F.V. Fernandez, "A multilevel bottom-up optimization methodology for the automated synthesis of RF system", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol. 39, no. 3, pp. 560-571, 2020
- ◆ A. Toro-Frías, P. Martín-Lloret, J. Martin-Martinez, R. Castro-López, E. Roca, R. Rodriguez, M. Nafria and F.V. Fernández, "Reliability simulation for analog ICs: Goals, solutions, and challenges", Integration the VLSI Journal, vol. 55, pp. 341-348, 2016
- R. Castro-Lopez, O. Guerra, E. Roca and F.V. Fernandez, "An Integrated Layout-Synthesis Approach for Analog ICs", IEEE Trans. on Computer-Aided Design, vol. 27, no. 7, pp. 1179–1189, 2008

Key Research Projects & Contracts

VIGILANT: The Variability Challenge in Nano-CMOS - SUBPROJECT MITIGATION (PID2019-103869RB-C31)

PI: Francisco V. Fernández Fernández / Rafael Castro López

Funding Body: Min. de Ciencia, Innovación y Universidades

Jun 2020 - May 2023

TOGETHER: Towards Trusted Low-Power Things: Devices, Circuits and Architectures (TEC2016-75151-C3-3-R) PI: Francisco V. Fernández Fernández / Rafael Castro

Funding Body: Min. de Economía, Industria y Competitividad

Jan 2017 - Jun 2021

MARAGDA: Multilevel approach to the reliability-awa-

re design of analog and digital integrated circuits (TEC2013-45638-C3-3-R) » web

PI: Francisco V. Fernández Fernández Funding Body: Min. de Economía y Competitividad 2014 - 2018

KIT-LTCC: Design Kit Development in LTCC ceramic technology: modeling, simulation and fabrication of components and circuits, and design methodology (RTC-2014-2426-7)

PI: Elisenda Roca

Funding Body: Min. de Economía y Competitividad Sep 2014 - Jan 2017

AMADEUS: Analog Modeling and Design Using a Symbolic Environment (ESPRIT IV 21821)

PI: Francisco V. Fernández Fernández 1996 - 2000

Low-Voltage and Low-Power Analog and Mixed-Signal Design in Deep Submicron and Nanometer CMOS Technologies

Contact

Óscar Guerra Vinuesa

querra@imse-cnm.csic.es

Ángel Rodríguez Vázquez

angel@imse-cnm.csic.es

This research line embraces all activities related to the conception and design of basic building blocks and mixed-signal subsystems for system-on-chip implementation in CMOS nanometric technologies. Emphasis is placed on topologies and methods for low-voltage operation with very low power consumption. This is a transversal line whose activities intersect and provide support to the other research lines of the group. Typically building blocks and subsystems are designed for inclusion into chips implementing different system-level functions. Activities in this line include:

- Conception of new topologies for analog and mixed-signal building blocks suitable for deep submicron technologies.
- Modeling of second-order phenomena for these topologies. Embodiment of these models to support analog design flows.
- Development of design plans aimed to achieving high-performance with minimum power budget.
- Identification and exploration of fundamental limits and scaling performance of these building blocks.

- Exploration of architectural solutions for low-power operation, including power optimization, power management, smart stand-by control, etc.
- Conception of optimum architectural solutions for block programmability, error correction and calibration.
- etc.

All application areas are covered, namely, from low-noise sensor interfaces to high-frequency communications. All major analog and mixed-signal functions embedded into systems are explored. The group has been active in analog and mixed-signal design since the late eighties and through these years have devised many different kind of building blocks for smart imaging chips, automotive sensors, wireline and wireless communications, RFID, neuro-fuzzy adaptive systems, etc.

Keywords

Analog and Mixed-Signal Circuits; Synthesis, Modeling and Design; Low-Voltage; Ultra Low-Power; High-Frequency; Communications; Sensor Interfaces; Calibration

Research Highlights


- ◆ J.A. Rodriguez-Rodriguez, M. Delgado-Restituto, J. Masuch, A. Rodriguez-Perez, E. Alarcon and A. Rodriguez-Vazquez, "An Ultralow-Power Mixed-Signal Back End for Passive Sensor UHF RFID Transponders", IEEE Transactions on Industrial Electronics, vol. 59, no. 2, pp. 1310-1322, 2012
- ◆ A. Rodriguez-Perez, J. Ruiz-Amaya, M. Delga-do-Restituto and A. Rodriguez-Vazquez, "A Low-Power Programmable Neural Spike Detection Channel with Embedded Calibration and Data Compression", IEEE

Transactions on Biomedical Circuits and Systems, vol. 6, no. 2, pp. 87-100, 2012

- ◆ J.A. Rodriguez-Rodriguez and M. Delgado-Restituto, "A low-power baseband processor for passive RFID tags employing low-power design techniques", in A.N. Laskovski (Ed.), Advances in RFID Tags, InTech, 2011
- ◆ J. Ruiz-Amaya, M. Delgado-Restituto and A. Rodriguez-Vazquez. "A 1.2V 10-Bit 60-MS/s 23mW CMOS Pipeline ADC with 0.67pJ/Conversion-Step and Onchip Reference Voltage Generator", Analog Integrated Circuits and Signal Processing, vol. 71, no. 3, pp. 371-381, 2011
- ◆ J. Fernandez-Berni, R. Carmona-Galan, F. Pozas-Flores, A. Zarandy and A. Rodriguez-Vazquez. "Multi-Resolution Low-Power Gaussian Filtering by Reconfigurable Focal-Plane Binning", Proc. SPIE 8068, Bioelectronics, Biomedical, and Bioinspired Systems V; and Nanotechnology V, 806806, Prague, Czech Republic, 2011

Key Research Projects & Contracts

AFLS4K: Diseño micro-electrónico de un sensor lineal de alta velocidad para aplicaciones de inspección de



Caption: Test Cirtuitry for High-Resolution ADCs

procesos industriales (0619/0076)

PI: Óscar Guerra Vinuesa Funding Company: Innovaciones Microelectrónicas

BIOTAG: Monolithic Implementation of Passive RFID Transponders for Biomedical Applications (TIC-02818)

PI: Manuel Delgado Restituto

Funding Body: Proyectos de Excelencia, Junta de Andalucía


MIXMODEST: Mixed Mode In Deep Submicron Technologies (ESPRIT-29261)


PI: Ángel Rodríguez Vázguez

Funding Body: Otros Programas, Organismos Públicos Europeos

1998

2008





Caption: A Mixed-Signal CMOS Modem ASIC for Data Transmission on the Low-Voltage Power Line

grated Circuits (ICs) have been (and are being) developed, considering several circuit techniques, namely: discrete-time (switched-capacitor and switched-current), continuous-time (active-RC, Gm-C, Gm-LC) and hybrid continuous-time/discrete-time circuits.

The research activities carried out in the last five years have been focused on the design of SDMs intended for wireless communications, software defined radio and IoT devices. In these topics, several state-of-the-art IC prototypes have been designed in cutting-edge nanometer CMOS technologies. The design of these ICs has been supported and fueled by design methodologies and CAD tools, specifically developed to systematize the synthesis and verification procedure and to optimize the

performance in terms of target specifications with minimized power consumption. An example of these CAD tools is SIMSIDES, a time-domain behavioral simulator for SDMs developed in the MATLAB/SIMULINK environment. Since the first version of SIMSIDES was developed in 2003, the tool has been continuously updated and improved with new models and facilities, and has been distributed to a number of universities, research institutes and companies all over the world.

More details can be found in www2.imse-cnm.csic.es/ \sim -jrosa

Keywords

Sigma-Delta Modulators; Analog-to-Digital Converters; Oversampling Analog-to-Digital Converters; RF-to-Digital Sigma-Delta Converters; Sigma-Delta Radio Receivers; Behavioral Modeling, Simulation and Optimization

Research Highlights

- ◆ J.M. de la Rosa and R. del Río, CMOS Sigma-Delta Converters: Practical Design Guide, Wiley-IEEE Press, 2018 M. Honarparvar, J.M. de la Rosa, F. Nabki and M. Sawan, "SMASH Delta-Sigma Modulator with Adderless Feedforward Loop Filter", IET Electronics Letters, vol. 8, pp. 532-534, 2017
- ◆ J.M. de la Rosa, R. Schreier, K.P. Pun and S. Pavan, "Next-Generation Delta-Sigma Converters: Trends and Perspectives", IEEE J. on Emerging and Selected Topics in Circuits and Systems, vol. 5, pp. 484-499, 2015
- ◆ G. Molina-Salgado, A. Morgado, Gordana Jovanovic-Dolecek and J.M. de la Rosa, "LC-based Bandpass Continuous-Time Sigma-Delta Modulators with Widely Tunable Notch Frequency", IEEE Trans. on Circuits and Systems - I: Regular Papers, vol. 61, pp. 1442-1455, 2014
- ◆ J.M. de la Rosa, "Sigma-Delta Modulators: Tutorial Overview, Design Guide and State-of-the-Art Survey", IEEE Trans. on Circuits and Systems I: Regular Papers, pp. 1-21, 2011

Key Research Projects & Contracts

CORDION: Cognitive Radio Digitizers for IoT (PID2019-103876RB-I00)

PI: José M. de la Rosa Utrera Funding Body: Min. de Ciencia e Innovación Jun 2020 - Jun 2023

NEURO-RADIO: Cognitive Radio with embedded Neural Learning (US-1260118)

Pl: Luis A. Camuñas Mesa / José M. de la Rosa Utrera Funding Body: Junta de Andalucía Jan 2020 - Jan 2022

TOGHETHER: Towards Trusted Low-Power Things: Devices, Circuits and Architectures (TEC2016-75151-C3-3-R)
Pl: Francisco V. Fernández Fernández & Rafael Castro López

Funding Body: Min. de Economía, Industria y Competitividad

Dec 2016 - Dec 2019


FENIX-SDR: Flexible Nanometer CMOS Analog Integrated Circuits for the Next Generation of Software-Defined-Radio Mobile Terminals (TEC2010-14825/MIC)

PI: José M. de la Rosa Utrera


Funding Body: Min. de Ciencia e Innovación Jan 2011 - Dec 2013

ARAMIS: Adaptive RF and Mixed-signal Integrated Systems for 4G Wireless Telecom (TEC2007-67247-C02-00/MIC)

PI: José M. de la Rosa Utrera Funding Body: C.I.C.Y.T. Oct 2007 - Sep 2010



Caption: Microphotograph of a programmable SC lowpass cascade Sigma-Delta Modulator for SDR applications, implemented in a 90-nm CMOS technologyModulator for RF digitization, implemented using Gm-LC circuits in a 65-nm CMOS technology



Caption: Microphotograph of a CT bandpass Sigma-Delta Modulator for RF digitization, implemented using Gm-LC circuits in a 65-nm CMOS technology

Analog-to-Digital Converters and Mixed-Signal Interfaces

Contact

José M. de la Rosa Utrera

irosa@imse-cnm.csic.es

This research line deals with the analysis, modeling, design, implementation and experimental characterization of Sigma-Delta Modulators (SDMs) integrated in nanometer CMOS technologies. Different application scenarios are considered, spanning from sensor interfaces to broadband wireless communications. A number of Inte-

RESEARCH AREA ◆ DIGITAL SIGNAL PROCESSING & VLSI SYSTEMS

CMOS Digital Intelligent and Suistainable Integrated Circuits

Contact

Antonio J. Acosta Jiménez

acojim@imse-cnm.csic.es

This research topic has as main aim the efficient implementation of digital integrated circuits on ASICs at several abstraction levels: at a transistor level, designing basic digital cells with a full-custom methodology; at a gate level, finding optimum solutions for combinational and sequential circuits; at a circuit level, developing architectures and timing strategies. Transversal optimization mechanisms are employed in all these implementations, such as for instance, switching activity analysis, minimization of power consumption, low switching-noise generation, design of cells with data-independent power consumption, design for high-speed applications, etc.

Work in this topic faces:


- Design of digital ASICS in nanometer technologies.
- Design of digital cells optimized for several parameters (i.e., dynamic power consumption, leakage, speed, area, noise, ...).
- Timing problems in digital circuits.
- Combined techniques for power and noise reduction in digital circuits.

Main results achieved include:

- Design, fabrication and test of digital ASICs following full-custom and semi-custom methodologies, in different technologies, including nanometric ones, for applications in control, security, communication, computational intelligence, etc.
- Development of an automatic and systematic methodology for testing ASICs in the laboratory.
- Design of robust cells and circuits against timing failures, with very low power consumption, low switching-noise generation, and data-independent power consumption.
- Development of different combined noise-power (dynamic and leakage) reduction techniques.



Caption: Test board and ASIC incorporating a double-memory programmable and configurable PWAG controller



Caption: Layout of a 4-input 2-output PWA controller designed in a 90nm technology

Keywords

High-Performance Digital Design; ASICs; Timing Problems; Low-Power and Low-Noise Techniques; Design of Digital Cells

Research Highlights

◆ P. Brox, M.C. Martínez-Rodríguez, E. Tena-Sánchez, I. Baturone and A.J. Acosta, "Application specific integrated circuit solution for multi-input multi-output piecewise-affine functions", International Journal of Circuit Theory and Applications, vol. 44, no. 1, pp. 4-20, 2016

- M.C. Martínez-Rodríguez, P. Brox and I. Baturone, "Digital VLSI implementation of piecewise-affine controllers based on lattice approach", IEEE Transactions on Control Systems Technology, vol. 23, no. 3, pp. 842-854, 2015
- ◆ A.J. Acosta, "Low Power and Security Trade-off in Hardware: From True Random Number Generators to DPA Resilience", Conferencia invitada al Energy Secure Systems Architecture Workshop ISCA 2014, Minnessotta, USA
- ◆ P. Brox, J. Castro-Ramírez, M.C. Martínez-Rodríguez, E. Tena, C.J. Jiménez, I. Baturone and A.J. Acosta, "A Programmable and Configurable ASIC to Generate Piece-wise-Affine Functions Defined Over General Partitions", IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 60, no. 12, pp. 3182–3194, 2013 Technology Transfer
- ◆ A.J. Acosta, I. Baturone, J. Castro-Ramírez, C.J. Jiménez, P. Brox and M.C. Martínez-Rodríguez. Method for generating piecewise-affine multivariable functions with on-line computation of the search tree and device for implementing same. 2012

Key Research Projects & Contracts

INTERVALO: Integration and validation in laboratory of countermeasures against side-channel attacks in microelectronic cryptocircuits (TEC2016-80549-R)

PI: Antonio J. Acosta Jiménez / Carlos J. Jiménez Fernández

Funding Body: Min. de Economía, Industria y Competitividad

Dec 2016 - Dec 2019

CESAR: Secure microelectronic circuits against side-channel attacks (TEC2013-45534-R) » web

Pl: Antonio J. Acosta Jiménez / Carlos J. Jiménez Fernández

Funding Body: Min. de Economía y Competitividad Jan 2014 - Dec 2016

CITIES: Integrated circuits for transmitting secure information (TEC2010-16870) » web

PI: Carlos J. Jiménez Fernández

Funding Body: Min. de Ciencia e Innovación

Jan 2011 - Sep 2014

MOBY-DIC: Model-based synthesis of digital electronic circuits for embedded control (EC-IST-VIIPM no.-248858)

Pl: Antonio J. Acosta Jiménez

Funding Body: 7th Framework Programme, European Commission

Dec 2009 - Nov 2013

CRIPTO-BIO: Microelectronic design for crypto-biometric authentication (P08-TIC-03674) » web

PI: Iluminada Baturone Castillo

Funding Body: Junta de Andalucía - Proyectos de Excelencia

Jan 2009 - Dec 2013

Digital Embedded Systems and IoT

Contact

Ángel Barriga Barros

barriga@imse-cnm.csic.es


This research line is focused on the design of digital embedded systems implemented on programmable devices (FPGAs), using intellectual property (IP) modules. The aim is to solve problems related to size constraints, power consumption and computation that characterize such systems, as well as to provide the tools and design methodologies that facilitate and accelerate its development. The highlights of the developed solutions are the design of specific processing architectures, hardware/software codesign techniques, the use of reconfigurable devices, and the employment of Intellectual Property (IP) modules for reusability. The transversal nature of this research line allows that its results can be used in different application domains related to other research activities of the group.

The topics of interest that are covered by this research line are:

- Development of design methodologies for embedded digital systems.
- · Specification languages.
- · Hardware & software codesign.
- · CAD tools development.
- Architectures for specific application systems.
- · Architectures and design of data/signal processing modules
- · Development of IP modules.
- · Reconfigurable systems
- Applications of embedded digital systems.
- · Biometric systems based on fingerprint, face and voice.
- $\cdot \, \mathsf{Cryptographic} \, \mathsf{systems} \,$
- · Image processing and artificial vision
- Emerging applications of wearables, smart cards, communications networks, industrial control systems, wireless sensor networks and Internet of Things.

Keywords

Embedded Systems; Design Methodologies; Systems



Caption: FPGA-Based Embedded System to Implement Viola-Jones Face Detection Algorithm


on Chip (SoC); Hardware & Software Codesign; Reconfigurable Devices; CAD Tools

Research Highlights

- ◆ M.J. Avedillo, A. Barriga, L. Acasandrei and J.M. Calahorro, "Hardware-software embedded face recognition system", International Conferences in Central Europe on Computer Graphics, Visualization and Computer Vision (WSCG), Pilzen, Czech Republic, 2016
- E. Calvo-Gallego, P. Brox and S. Sanchez-Solano, "Low-cost dedicated hardware IP modules for background subtraction in embedded vision systems", Journal of Real-Time Image Processing, vol. 12, no. 4, pp. 681-695, 2016
- ◆ P. Brox, I. Baturone and S. Sánchez-Solano, "Fuzzy logic-based embedded system for video de-interlacing", Applied Soft Computing, vol. 14, part C, pp. 338-346, 2014
- M. Brox, S. Sánchez-Solano, E. del Toro, P. Brox and F.J. Moreno-Velo, "CAD tools for hardware implementation of embedded fuzzy systems on FPGAs", IEEE Transactions on Industrial Informatics, Special Section on Embedded and Reconfigurable Systems, vol. 9, no. 3, pp. 1635-1644, 2013

Key Research Projects & Contracts

ID-EO: Design of crypto-biometric hardware for video



Caption: FPGA-Based Embedded System for Video De-Interlacing.
a) Block Diagram. b) Experimental Setup

encryption and authentication (TEC2014-57971-R)

PI: Iluminada Baturone Castillo / Piedad Brox Jiménez Funding Body: Min. de Economía y Competitividad Jan 2015 - Dec 2018

SENIAC: Security in interconnected devices by injection of authentication and ciphering algorithms (RTC-2014-2932-8)

PI: Iluminada Baturone Castillo Funding Body: Min. de Economía y Competitividad Oct 2014 - Mar 2017

SEIs: Hardware design for embedded systems in intelligent environments (TEC2011-24319)

PI: Santiago Sánchez Solano Funding Body: Min. de Ciencia e Innovación Jan 2012 - Sep 2015

MOBY-DIC: Model-based synthesis of digital electronic circuits for embedded control (EC-IST-VIIPM no.-248858)

PI: Antonio J. Acosta Jiménez

Funding Body: 7th Framework Programme, European Commission

Dec 2009 - Nov 2013

CRIPTO-BIO: Microelectronic design for crypto-biometric authentication (P08-TIC-03674)

PI: Iluminada Baturone Castillo

Funding Body: Junta de Andalucía - Proyectos de Excelencia

Jan 2009 - Dec 2013

RESEARCH AREA BRAIN-INSPIRED NEURAL NETWORKS AND ARTIFICIAL INTELLIGENCE

Neuromorphic Cognitive Systems

Contact

Bernabé Linares Barranco

bernabe@imse-cnm.csic.es

Teresa Serrano Gotarredona terese@imse-cnm.csic.es >

Luis A. Camuñas Mesa

camunas@imse-cnm.csic.es>

The IMSE Neuromorphic group develops sensory and processing microchips that mimic sensing and processing in biological beings. It also develops multi-chip and hybrid chip-FPGA systems to scale up to higher complexity systems. The group also works on algorithms and sensory processing for spiking information sensing, coding and processing. Chips use mixed signal, low current, and/or low power, circuit techniques, as well as high speed communication techniques. The group uses mixed or digital CMOS technologies, as well as application projections exploiting emergent nanoscale technologies or new devices like memristors.


At present, the group focuses mainly on event-driven

(spiking) frame-free vision systems, developing sensing retinas for spatial or temporal contrast (such as DVS -Dynamic Vision Sensors), as well as event-driven convolution processors, which allow to assemble for example large scale spiking 'Convolutional Neural Networks' for high speed object recognition. These chips and systems use AER (Address Event Representation) communication techniques.


Event-driven retinas do not produce sequences of still frames, as conventional video cameras do. Instead, each pixel senses light and computes a given property (spatial contrast, temporal change) continuously in time. Whenever this property exceeds a given threshold, the pixel sends out an event (which usually consists of the pixel x,y coordinate and the sign of the threshold), which is written onto one (or more) high speed bus with asynchronous handshaking. This way, sensors produce continuous event flows, and subsequent processors process them event by event.

Kevwords

Spiking Neural-Circuits; Signal-Processing; Learning; AER (Address-Event-Representation); AER-Contrast-Retinas; AER Dynamic Vision Sensors (DVS); Memristive Neuromorphic Systems; AER-Processors; AER-Convolution; STDP (Spike-Timing-Dependentation)



Caption: Event-driven shape sensing-recognition. (a) system, (b) stimulus, (c) events, (d-f) stages outputs showing 'clover' recognition simultaneous to stimulus. See ref [B] for details.



Caption: Event-driven sensing-processing system with (a) DVS-retina and multi-kernel-convolver (b,c): it captures the 500Hz oscilloscope spiral (e), generating events (x,y,t), representing the spatio-temporal trajectory (d). See ref [A] for details.

dent-Plasticity); Low-Power; Frame-Free-Vision; Convolutional-Neural-Networks

Research Highlights

- A. Yousefzadeh, M. Khoei, S. Hosseini, P. Holanda, S. Leroux, O. Moreira, J. Thapson, B. Dhoet, P. Simoens, T. Serrano-Gotarredona, and B. Linares-Barranco, "Asynchronous Spiking Neurons, the natural key to exploit temporal sparsity", IEEE Journal on Emergent and Selected Topics in Circuits and Systems, vol. 9, no. 4, pp. 668-678, 2019
- ◆ A. Yousefzadeh, E. Stromatias, M. Soto, T. Serrano-Gotarredona and B. Linares-Barranco, "On Practical Issues for Stochastic STDP Hardware with 1-bit Synaptic Weights", Frontiers in Neuroscience, vol. 12, article 665, 2018
- ◆ A. Yousefzadeh, M. Jablonski, T. lakymchuk, A. Linares-Barranco, A. Rosado, L.A. Plana, S. Temple, T. Serrano-Gotarredona, S. Furber, and B. Linares-Barranco, "On Multiple AER Handshaking channels over High-Speed Bit-Serial Bi-Directional LVDS Links with Flow-Control and Clock-Correction on Commercial FP-GAs for Scalable Neurmorphic Systems", IEEE Trans. on Biomedical Circuits and Systems, vol 11, no. 5, pp. 1133-1147, 2017
- ◆ [B] J. A. Pérez-Carrasco, B. Zhao, C. Serrano, B. Acha, T. Serrano-Gotarredona, S. Chen and B. Lina-res-Barranco, "Mapping from Frame-Driven to Frame-Free Event-Driven Vision Systems by Low-Rate Rate-Coding and Coincidence Processing. Application to Feed-Forward ConvNets," IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. 35, no. 11, pp. 2706-2719, 2013
- ◆ [A] L. Camuñas-Mesa, C. Zamarreño-Ramos, A. Li-

nares-Barranco, A. Acosta-Jiménez, T. Serrano-Gotarredona and B. Linares-Barranco, "An Event-Driven Multi-Kernel Convolution Processor Module for Event-Driven Vision Sensors," IEEE Journal of Solid-State Circuits, vol. 47, no. 2, pp. 504-517, 2012 Technology Transfer

Spin-off Company: Prophesee. Metavision for machines Spin-off Company: GrAI Matter Labs. Create magic on the edge with GrAI One

Key Research Projects & Contracts

SPINAGE: Weighted Spintronic-Nano-Oscillator-based Neuromorphic Computing System Assisted by laser for Cognitive Computing

PI: Teresa Serrano-Gotarredona Funding Body: European Union Oct 2020 - Sep 2024

NeurONN: Two-Dimensional Oscillatory Neural Networks for Energy Efficient Neuromorphic Computing

PI: Bernabé Linares-Barranco Funding Body: European Union Jan 2020 - Dec 2022 HBP: Human Brain Project PI: Bernabé Linares-Barranco Funding Body: European Union Apr 2014 - Mar 2016

NABAB: Nanocomputing Building Blocks with Acquired Behaviour

PI: Teresa Serrano Gotarredona Funding Body: European Union Apr 2007 - Apr 2010

CAVIAR: Convolution AER Vision Architecture

PI: Bernabé Linares-Barranco Funding Body: European Union Jun 2002 - Jun 2006s

Microelectronic Systems for Computational Intelligence

Contact

Santiago Sánchez Solano

santiago@imse-cnm.csic.es

This research line focuses on the development of new design methodologies and circuit elements for Computational Intelligence applications. Computational Intelligence includes a set of techniques inspired by natural processes that allow addressing complex problems more efficiently than through traditional approaches. Specifically, our interest is mainly focused towards efficient hardware implementation of neuro-fuzzy systems and its use in applications

that take advantage of their ability to describe a system with linguistic terms, as well as to cope with the inaccurate, vague or incomplete information that appears in many real-world problems.

In recent years, the developed activities in this line have addressed the following three main objectives:

- The development of architectures for efficient implementation of fuzzy-inference systems on ASICs and FPGAs, as well as the proposal of a model-based design methodology that accelerates the stages of functional verification and synthesis of fuzzy modules and facilitates their integration in embedded systems.
- The generation of a development environment for fuzzy systems, Xfuzzy, which facilitates the tasks of design, verification and synthesis, both software and

hardware, of fuzzy logic-based systems.

- The application of the above techniques and circuits to different problems of robotics, industrial control, food technology, communications systems, image processing, and intelligent device networks for applications related to the areas of safety and environmental control.

Keywords

Intelligent Systems; Soft-Computing; Neuro-Fuzzy Circuits; CAD Tools; Model-Based Design; Fuzzy Control; Fuzzy Image Processing; Internet of Things

Research Highlights

- ◆ S. Sánchez-Solano and M. Brox, "Hardware Implementation of Embedded Fuzzy Controllers on FPGAs and ASICs", in Fuzzy Modelling and Control: Theory and Applications, vol. 9, pp. 235-253, Atlantis Series on Computational Intelligence Systems, Springer-Verlag, 2014
- ◆ S. Sánchez-Solano, E. del Toro, M. Brox, P. Brox and I. Baturone, "Model-Based Design Methodology for Rapid Development of Fuzzy Controllers on FP-GAs", IEEE Trans. on Industrial Informatics, vol. 9, no. 3, pp. 1361-1370, 2013
- ◆ P. Brox, I. Baturone and S. Sánchez-Solano, "Fuzzy Logic-Based Algorithms for Video De-Interlacing", Series: Studies in Fuzziness and Soft Computing, vol. 246, Springer, 2010
- ◆ S. Sánchez-Solano, A. J. Cabrera, I. Baturone, F.J. Moreno-Velo and M. Brox, "FPGA Implementation of Embedded Fuzzy Controllers for Robotic Applications", IEEE Trans. on Industrial Electronics, vol. 54, no. 4, pp. 1937-1945, 2007

◆ I. Baturone, A. Barriga, S. Sánchez-Solano, C.J. Jiménez-Fernández and D.R. López, Microelectronic Design of Fuzzy Logic-Based Systems, CRC Press, 2000

Key Research Projects & Contracts

Predicción regional de potencia eólica a partir de Lógica Difusa

PI: Iluminada Baturone Castillo Funding Body: EDP Renováveis 2014 - 2015

SEls: Diseño hardware para sistemas empotrados en entornos inteligentes (TEC2011-24319)

PI: Santiago Sánchez Solano Funding Body: Min. de Ciencia e Innovación

Funding Body: Min. de Ciencia e Inno Jan 2012 - Sep 2015

DIMISION: Diseño microelectrónico de sistemas de visión para redes de sensores inteligentes (TEC2008-04920)


PI: Santiago Sánchez Solano Funding Body: Min. de Ciencia e Innovación Jan 2009 - Jun 2012

FVISION: Implementación microelectrónica de circuitos difusos para microsistemas inteligentes de visión (TEC2005-04359/MIC)


PI: Ángel Barriga Barros Funding Body: Min. de Ciencia y Educación Dec 2005 - Dec 2008

Diseño microelectrónico de sistemas inteligentes para el procesado de información sensorial (TIC2001-1726-C02-01)

PI: Santiago Sánchez Solano Funding Body: Gobierno de España 2001-2004



Caption: VLSI implementation of a 3-input 1-output fuzzy inference system using an active rule-based architecture.



Caption: Components of the Xfuzzy environment, which integrates tools to facilitate the different stages involved in the design process of fuzzy logic-based systems.

RESEARCH AREA ◆ SENSORY & PHOTONIC VISION SYSTEMS

CMOS Smart Imagers and Vision Chips

Contact

Ángel Rodríguez Vázquez

angel@imse-cnm.csic.es


Ricardo Carmona Galán

rcarmona@imse-cnm.csic.es

Image handling is instrumental in many applications, including consumer electronics, surveillance, robotics, machine vision, etc. Some of them demand high quality images, while others require fast analysis and interpretation of the image flow. Despite the specific target, all applications benefit from embedding processing circuitry together with optical sensors in the same silicon substrate. CMOS technologies allow the incorporation of digital processing on-chip to correct image artifacts or to analyze and interpret the scene in real-time. Using CMOS technologies enables the implementation of cameras and vision systems with reduced power consumption and reduced size. This permits the incorporation of vision in applications where it was previously considered to be economically prohibitive or technically unfeasible.

This research line embraces different activities related to the incorporation of intelligence into image sensors, namely:

- New pixel topologies for enhanced sensitivity and reduced noise.
- Front-side and Back-side illuminated sensors.
- Pixels for single-photon detection and time-of-flight calculations.
- Pixels for high-dynamic range image acquisition.
- In-pixel processing and memory for feature extraction at the focal-plane.
- Re-configurable read-out channels for high-performance digital imagers.
- Data converters for high-speed and high accuracy (low noise) image downloading.
- Architectures and algorithms for on-chip image co-



Caption: On-chip generated scale-space (upper row) compared to ideal (middle row). Gaussian filters are implemented by time-controlled diffusion.

- Distributed, progressive processing architectures for vision systems.
- Sensors for 3-D image capture.


Different application areas are covered like automotive, unmanned vehicle navigation, distributed smart cameras and vision-enabled wireless sensor networks. These applications have been benchmarked by using real systems. Significant parts of the technology have been transferred to industry, including the creation of spin-off companies.

Kevwords

Smart CMOS Imagers; HDR Imagers; Real-Time Vision Systems-on-Chip; Data Converters for Imagers; Silicon Retinas

Research Highlights

- ◆ J. Fernandez-Berni, R. Carmona-Galan and A. Rodriguez-Vazquez, Low-Power Smart Imagers for Vision-Enabled Sensor Networks, Springer, 2012
- ◆ J. Fernandez-Berni, R. Carmona-Galan and L. Carranza-Gonzalez. "FLIP-Q: A QCIF Resolution Focal-Plane Array for Low-Power Image Processing", IEEE Journal of Solid-State Circuits, vol. 46, no. 3, pp. 669-680, 2011
- G. Liñan, A. Rodriguez-Vazquez, R. Carmona, F. Jimenez, S. Espejo and R. Dominguez-Castro, "A 1000 FPS@128x128 Vision Processor with 8-bit Digitized I/O", IEEE Journal of Solid-State Circuits, vol 39, no. 7, pp. 1044-1055, 2004



- ◆ A. Rodriguez-Vazquez, G. Liñan, L. Carranza, E. Roca, R. Carmona, F. Jimenez-Garrido, and R. Dominguez-Castro, "ACE16k: the Third Generation of Mixed-Signal SIMD-CNN ACE Chips towards VSoCs", IEEE Transactions on Circuit and Systems I: Fundamental Theory and Applications, vol. 51, no. 5, pp. 851-863, 2004
- ◆ T. Roska and A. Rodriguez-Vazquez (Eds.), Towards the Visual Microprocessor: VLSI Design and the Use of Cellular Neural Network Universal Machine Computers, pp. 213-237, John Wiley & Sons, 2001

Key Research Projects & Contracts

3DHVC: Design of high-performance heterogeneous, ultra high speed cellular sensor-processors for multispectral light sensing (BAA-11-001)

PI: Ángel Rodríguez Vázquez Funding Body: Office of Naval Research (USA) Jan 2011 - Dec 2013

WIVISNET: Wireless and smart vision sensors for networked surveillance and monitoring (TEC2009-11812)

PI: Ricardo Carmona Galán Funding Body: Min. de Ciencia e Innovación

Jan 2010 - Dec 2012

VISTA: Design of sensing-processing-actuation systems on-a-chip: 4th generation vision systems (TIC2003-09817-C02-C01)

PI: Ángel Rodríguez Vázquez Funding Body: Min. de Ciencia y Tecnología Dec 2003 - Nov 2006

30 | RESEARCH AREAS & LINES | RESEARCH AREAS & LINES |

Heterogeneous Sensory-Processing Systems and 3-D Integration

Contact

Ángel Rodríguez Vázquez

angel@imse-cnm.csic.es

Ricardo Carmona Galán

rcarmona@imse-cnm.csic.es

3D Integration technologies enable vertical interconnection of different wafers and thus the allocation of different subsystems and functions into dedicated, specialized layers. Both features have significant impact on performance. On the one hand, different technologies and materials can be combined, for instance nano-antennas for THz radiation detectors. On the other hand, form factors can be improved and larger function densities can be achieved; for instance, image pixels with embedded processing can be effectively implemented without penalizing the fill factor and the pixel pitch.

This research comprises different activities concerning heterogeneous sensory-processing systems using 3D IC with emphasis on technologies employing TSVs. Activities include the following:

- Prospective analysis and identification of suitable 3D technology candidates.
- Multi-spectral, 3D-compatible sensing materials and devices.

- Interface circuitry between these sensors and the processing layers, including the electrical interface itself as well as the time multiplexing which may be required to handle different signal granularities at the different layers.
- Architectures for optimum exploitation of the potentials of 3D heterogeneous technologies. Emphasis is on vision systems and the usage of different spatial resolutions and scales at each layer in the vertically-interconnected architecture.
- Identification of constitutive functional operators for the different layers of the vertical processing chain, with emphasis on vision.
- Circuit topologies for the different layers of the processing chain.


Regarding vision systems, the basic challenge is to achieve sensors with million pixel counts, pixel pitch around $6\mu m$ and operating speed in the range of 10,000 Frames/second.


Keywords

3D Integrated Circuits; Through-Silicon-Vias; Vertically-Interconnected Systems; Heterogeneous Integration

Research Highlights

• R. Carmona-Galan, A. Zarandy, Cs. Rekeczky, P. Földesy, A. Rodriguez-Perez, C. Dominguez-Matas, J.





Caption: A CMOS-3D reconfigurable architecture with In-pixel processing for feature detectors

Fernandez-Berni, G. Liñan-Cembrano, B. Perez-Verdu, Z. Karasz, M. Suarez-Cambre, V. M. Brea-Sanchez, T. Roska and A. Rodriguez-Vazquez, "A hierarchical vision processing architecture oriented to 3D integration of smart camera chips", Journal of Systems Architecture, vol. 69, no. 10, part A, pp. 908-919, 2013

- ◆ M. Suarez, V.M. Brea, J. Fernandez-Berni, R. Carmona-Galan, G. Liñan, D. Cabello and A. Rodriguez-Vazquez, "CMOS-3D Smart Imager Architectures for Feature Detection", IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 2, no. 4, pp. 723-736, 2012
- A. Zarandy, Cs. Rekeczky, P. Földesy, R. Carmona-Galan, G. Liñan-Cembrano, G. Sos, A. Rodriguez-Vazquez and T. Roska, "VISCUBE: a multi-layer vision chip", in Á.

Zarandy (Ed.), Focal-Plane Sensor-Processor Chips, pp. 181-208, Springer, 2011

- A. Zarandy, P. Földesy, R. Carmona-Galan, Cs. Rekeczky, J. Bean and W. Porod, "Cellular Multi-core Processor Carrier Chip for Nanoantenna Integration and Experiments", in Ch. Baatar, W. Porod & T. Roska (Eds.), Cellular Nanoscale Sensory Wave Computing, , pp. 147-168, Springer, 2010
- R. Maldonado-Lopez, F. Vidal-Verdu, G. Liñan and A. Rodriguez-Vazquez, "Integrated Circuitry to Detect Slippage Inspired by Human Skin and Artificial Retinas", IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, no. 8, pp. 1554-1565, 2009

Key Research Projects & Contracts

INNPACTO 3D2: Intelligent Image Sensors in CMOS Technology with 3D Stacked Chips (IPT-2011-1625-430000)

PI: Ángel Rodríguez Vázquez

Funding Body: Min. de Ciencia e Innovación

May 2011 - Dec 2014

3DHVC: Design of high-performance heterogeneous, ultra high speed cellular sensor-processors for multispectral light sensing (BAA-11-001)

PI: Ángel Rodríguez Vázquez Funding Body: Office of Naval Research, USA

Jan 2011 - Dec 2013

Study and design of interfaces for CMOS-compatible sensing nanostructures for the integration of nanoelectronic systems

PI: Ricardo Carmona Galán Funding Body: Min. de Educación y Ciencia Oct 2006 - Sep 2007

Dynamic Vision Sensors

Contact

Bernabé Linares Barranco

bernabe@imse-cnm.csic.es

Teresa Serrano Gotarredona

terese@imse-cnm.csic.es


Luis A. Camuñas Mesa

camunas@imse-cnm.csic.es


Dynamic Vision Sensors are a type of spiking silicon retinas in which each pixel autonomously and asynchronously sends out an address event when the light it senses has changed above a given relative threshold. This type of cameras, which are "Frame-Free", do not generate sequences of still frames, as conventional

commercial cameras do, but provide a flow of spiking address events that dynamically represent the changing visual scene. They are heavily inspired in biological retinas, which also send continuously nervous spike impulses to the cortex. Biological retinas are continuously vibrating through microsaccades and ocular tremors, thus producing spikes also when there is change of light. DVS cameras provide an almost instantaneous representation (with micro-second delays) of the changing visual reality, with very reduced data flow, reduced power, and data sparsity, thus reducing data processing requirements of subsequent stages. DVS cameras have become of high interest to industry recently with a number of spinoff companies commercializing them (Prophesee, IniVation, Celepixel as well as large traditional companies like Samsung and Sony embracing developments.

At IMSE there is a specific research line on AER (Address Event Representation) DVS cameras by the Neuromor-



Caption: 3D Stereo Vision with a pair of DVS cameras solving correct object tracking with temporal occlusions. See ref [B] for details.



Caption: Top: DVS chip with 128x128 pixels, showing zoom preview of $30\mu m$ size pixel and schematic on the right, fabricated in AMS 0.35 μm . Bottom: Example captures of DVS camera showing high-speed capability, low data-rate (nev is number of events), high intra-scene dynamic range. See ref [A] for details.

phic Group, who coordinated the CAVIAR EU project in which this type of sensor was first invented and exploited. Later on they developed their own prototype which at that time had the best contrast sensitivity, power consumption, and circuit compactness, resulting in 4 licensed patents and the participation in French spinoff company Chronocam, now known as Prophesee. Main recent activities in this line include:

- Design and fabrication of a number of Dynamic Vision Sensors.
- Improved AER read-out circuitry.

- Design of improved temporal contrast sensitivity prototypes through low power mismatch-insensitive amplification stages.
- Development of new conceptual circuits for alternative operation principles for DVS cameras.
- Low current circuit techniques.
- Fast read-out circuits.

Keywords

Dynamic Vision Sensor; Address Event Representation; Spiking Retinas; Spiking Neural Networks; Asynchronous Circuits; High-Speed Low-Power Vision; DVS Stereo-Vision

Research Highlights

- A. Yousefzadeh, G. Orchard, T. Serrano-Gotarredona and B. Linares-Barranco, "Active Perception with Dynamic Vision Sensors. Minimum Saccades with Optimum Recognition", IEEE Transactions on Biomedical Circuits and Systems, vol. 12, no. 4, pp 927-939, 2018
- ◆ [B] L.A. Camuñas-Mesa, T. Serrano-Gotarredona, S. leng, R. Benosman and B. Linares-Barranco, "Event-Driven Stereo Visual Tracking Algorithm to Solve Object Occlusion", IEEE Transactions on Neural Networks and Learning Systems, vol. 29, no. 9, pp 4223-4237, 2017 T. Serrano-Gotarredona and B. Linares-Barranco, "Poker-DVS and MNIST-DVS. Their History, How They were Made, and Other Details", Frontiers in Neuromorphic Engineering, Frontiers in Neuroscience, vol. 9, article 481, 2015
- ◆ [A] T. Serrano-Gotarredona and B. Linares-Barranco, "A 128x128 1.5% Contrast Sensitivity 0.9% FPN 3µs Latency 4mW Asynchronous Frame-Free Dynamic Vision Sensor Using Transimpedance Amplifiers", IEEE Journal of Solid-State Circuits, vol. 48, no. 3, pp 827-838, 2013
- ◆ J.A. Leñero-Bardallo, T. Serrano-Gotarredona and B. Linares-Barranco, "A 3.6µs Latency Asynchronous Frame-Free Event-Driven Dynamic-Vision-Sensor", IEEE Journal of Solid-State Circuits, vol. 46, no. 6, pp 1443-1455, 2011
- Technology Transfer

Patent: T. Finateu, B. Linares-Barranco, C. Posch and T. Serrano-Gotarredona, "Pixel Circuit for Detecting Time-Dependent Visual Data", W02018073379A1. Priority 20-Oct-2016. European patent, extended to US, Korea, Japan, China.

◆ Patent: T. Finateu, B. Linares-Barranco, C. Posch and T. Serrano-Gotarredona, "Sample and Hold based

Temporal Contrast Vision Sensor", W02017174579A1. Priority: 4-Apr-2016.

- ◆ Patent: B. Linares-Barranco and T. Serrano-Gotarredona, "Method and Device for Detecting the Temporal Variation of the Light Intensity in a Matrix of Photosensors", W02014091040A1. Priority: 11-Dec-2012. European patent, extended to US, Korea, Japan, Israel.
- ◆ Patent: B. Linares-Barranco and T. Serrano-Gotarredona, "Low-Mismatch and Low-Consumption Transimpedance Gain Circuit for Temporally Differentiating Phot-Sensing systems in dynamic vision Sensors", W02012160230A1. Priority: 26-May-2011. European patent, extended to US, Korea, Japan, China.
- Spin-off Company: Prophesee. Metavision for machines.

Key Research Projects & Contracts

APROVIS3D: Analog PROcessing Of Bioinspired Vision Sensors For 3D Reconstruction

Pl: Teresa Serrano Gotarredona

Funding Body: Min. de Ciencia e Innovación

Apr 2020 - March 2023

COGNET: Event-based cognitive vision system. Extension to audio with sensory fusion

PI: Teresa Serrano Gotarredona

Funding Body: Min. de Ciencia e Innovación

Jan 2016 - Dec 2019

ECOMODE: Event-driven compressive vision for multimodal interaction with mobile devices

PI: Bernabé Linares-Barranco Funding Body: European Union Jan 2015 - Dec 2018

BIOSENSE: Bioinspired event-based system for sensory fusion and neurocortical processing. High-speed low-cost applications in robotics and automotion.

PI: Teresa Serrano Gotarredona

Funding Body: Min. de Ciencia e Innovación

Jan 2013 - Dec 2015

NANONEURO: Design of neurocortical architectures for vision applications

PI: Teresa Serrano Gotarredona Funding Body: Junta de Andalucía

Jul 2011 - Dec 2014

RESEARCH AREA ◆ NANOELECTRONICS AND EMERGING TECHNOLOGIES

Circuit Design using Emerging Devices and Non-Conventional Logic Concepts

ontact

José M. Quintana Toledo

josem@imse-cnm.csic.es

María J. Avedillo de Juan

avedillo@imse-cnm.csic.es

Main research objective is the development, analysis and design of circuits using emerging devices and/ or nonconventional logic models, with emphasis on applications with severe constraints on power or energy like IoT. In particular, we explore circuits based on resonant tunel diodes (RTDs), tunel transistors (TFETs and SymFETs) or devices integrating phase transition (Hyper-FETs, VO2). The distinguishing features of these devices is exploited to obtain circuits competitive with respect to their CMOS counterparts in terms of speed, power, energy or area or exhibiting better trade-offs among those criteria. From the logic point of view, we


study threshold logic and more recently oscillator-based computing.

Main recent activities in this line include:


- Development of oscillatory neural networks in which the synchronization dynamics of oscillators are used for computation. Oscillators are implemented with a VO2 device and a transistor.
- Development of logic based on the coding of information in the phase of an oscillation. Its main element is an oscillator to which a synchronization signal is injected to discretize its phase. In the case of binary logic, only two phases are used.
- Design and evaluation of logic circuits using TFETs and HyperFETs for low power and energy efficient applications. Technology benchmarlking and identification of application areas, development of gate topologies and logic architectures suitable for the specific characteristics of these devices.

Keywords

Emerging Devices; Coupled Oscillators; Oscillatory



Caption: Evaluation in terms of energy and speed of CMOS transistors (MOSFETs and FinFETs) and tunel transistors (PSUHETE and NDHETE1). Different logic-deths and switching activities are explored.



Caption: a) Programable MOS-NDR exhibiting negative differential resistance; b) Experimental results of a two-phase single-gateper phase MOBILE pipeline.

Neural Networks; Oscillator-based Computing; VO2; Energy Efficiency; Ultra-Low Power Electronic; Resonant Tunel Diode (RTD); Negative Differential Resistance (NDR); Tunel Transistor (TFET); Steep Subthreshold Slope Devices

Research Highlights

- ◆ M.J. Avedillo, J.M. Quintana and J. Núñez, "Phase Transition Device for Phase Storing", IEEE Transactions on Nanotechnology, vol. 19, pp 107-112, 2020
- ◆ M. Jiménez, J. Núñez and M.J. Avedillo, "Hybrid Phase Transition FET Devices for Logic Computation", IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 6, no. 1, pp 1-8, 2020
- ◆ J. Núñez and J.M. Avedillo, "Approaching the Design of Energy Recovery Logic Circuits using Tunnel Transistors", IEEE Transactions on Nanotechnology, vol. 19, pp 500-507, 2020
- ◆ J. Núñez and M.J. Avedillo, "Power and Speed Evaluation of Hyper-FET Circuits", IEEE Access, vol. 7, pp

6724-6732, 2019

◆ J. Nuñez and M.J. Avedillo, "Reducing the Impact of Reverse Currents in Tunnel FET Rectifiers for Energy Harvesting Applications", IEEE Journal of the Electron Devices Society, vol. 5, no. 6, pp. 530-534, 2017

Key Research Projects & Contracts

NEURONN: Two-Dimensional Oscillatory Neural Networks for Energy Efficent Neuromorphic computing (H2020-871501)

PI: Bernabé Linares Barranco Funding Body: European Union Jan 2020 - Dec 2022

PULPOSS: Processing for Ultra Low POwer using Steep Slope devices: circuits and arguitectures (TEC2017-

Pl: María J. Avedillo de Juan / José M. Quintana Toledo Funding Body: Min. de Economía y Competitividad Jan 2018 - Dec 2020

NACLUDE: Nano-architectures for logic computing using emergent devices (TEC2013-40670-P)

PI: Jose M. Quintana Toledo / María J. Avedillo de Juan Funding Body: Min. de Economía y Competitividad Jan 2014 - Dec 2017

RTDs: Architectures and circuits for logic and non-linear applications using RTDs (TEC2010-18937) PI: María J. Avedillo de Juan

Funding Body: Min. de Ciencia e Innovación

Jan 2011 - Dec 2014

QUDOS: Quantum Tunneling Device Technology on Silicon (IST-2001-32358)

PI: Werner Prost / WP Coordinator: José M. Quintana

Funding Body: European Comission Jan 2002 - Dec 2004

Nanoscale Memristor Circuits and Systems

Contact

Bernabé Linares Barranco

bernabe@imse-cnm.csic.es

Teresa Serrano Gotarredona

terese@imse-cnm.csic.es

Luis A. Camuñas Mesa

camunas@imse-cnm.csic.es

With the end of Moore's Law approaching quickly, mainstream CMOS downscaling is slowing down. Novel nanoscale emerging devices compatible with CMOS fabrication technologies promise to overcome this slow down. Ultra-dense multi-laver fabrics of nano-scale devices can be fabricated as BEOL (back end of line) on top of CMOS substrates. One of these emerging devices are memristors, also called resistive-RAM (RRAM), which are two-terminal devices whose resistance can be changed as the devices are stimulated differently. Some of these memristors allow for two-state resistances, while other less developed may allow for continuous non-volatile analog memory states. In this research line our main focus is to exploit these novel memristive devices combined with optimized CMOS circuits to provide ultra-compact ultra-low-power computing architectures for edge and IoT applications. Main recent activities in this line include:


- Design and fabrication of monolithic CMOS/memristor Proof-of-Concept computing systems using TiO RRAM Filamentary Memristors.
- Computation of Spike-Time-Dependent-Plasticity Learning Rules with Memristors.
- Stochastic Binary Spike-Time-Dependent-Plasticity for Memristor-based 1-bit weight learning and inferen-
- Calibration Techniques for ultra-low-voltage memristive read-out circuits.

Keywords


RRAM (Resistive RAM); Non-volatile memristor memory; Nanoscale memristors; TiO filamentary memristors; 1T1R memristor crossbars; Spiking neuromorphic computing with memristors; Hopfield Neural Networks with memristors; Spike-Timing-Dependent-Plasticity with memristors

Research Highlights

◆ L. A. Camuñas-Mesa, B. Linares-Barranco and T. Serrano-Gotarredona, "Neuromorphic Spiking Neural Networks and Their Memristor-CMOS Hardware Implementations", Materials, vol. 12, no. 7, article 2745, 2019



Caption: Illustration of massive computing architectures of monolithic CMOS/Memristor neural computing chips assembled on dedicated PCBs.



Caption: Photograph of CMOS chip with memristor test devices fabricated on top.

- B. Linares-Barranco, "Memristors fire away", Nature Electronics, vol. 1, no. 2, pp 100-101, 2018
- ◆ X. Guo, F. Merrikh-Bayat, L. Gao, B.D. Hoskins, F. Alibart, B. Linares-Barranco, L. Theogarajan, C. Teuscher and D.B. Strukov, "Modeling and Experimental Demonstration of a Hopfield Network Analog-to-Digital Converter with Hybrid CMOS/Memristor Circuits", Frontiers in Neuromorphic Engineering, Frontiers in Neuroscience, vol. 9, article 488, 2015
- G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis and T. Prodromakis, "Integration of nanoscale memristor synapses in neuromorphic computing architectures", Nanotechnology, vol. 24, no. 38, article 384010, 2013
- ◆ C. Zamarreño-Ramos, L. A. Camuñas-Mesa, J.A. Perez-Carrasco, T. Masquelier, T. Serrano-Gotarredona and B. Linares-Barranco, "On Spike-Timing-Dependent-Plasticity, Memristive Devices, and building

RESEARCH AREAS & LINES | 37 **36 I RESEARCH AREAS & LINES**

a Self-Learning Visual Cortex", Frontiers in Neuromorphic Engineering, Frontiers in Neuroscience, vol. 5, article 26, 2011

Key Research Projects & Contracts

Nano-Mind: Neuromorphic Perception and Nano-Memristive Cognition for High-Speed Robotic Actuation

PI: Teresa Serrano Gotarredona Funding Body: Min. de Ciencia e Innovación Jun 2020 - May 2024

MeM-Scales: Memory technologies with multi-scale time constants for neuromorphic architectures

PI: Bernabé Linares Barranco Funding Body: European Union Jan 2020 - Dec 2022 HERMES: Hybrid Enhanced Regenerative Medicine Systems

PI: Teresa Serrano Gotarredona Funding Body: European Union Jan 2019 - Dec 2022

NeuRAM3: NEUral computing aRchitectures in Advanced Monolithic 3D-VLSI nano-technologies

PI: Teresa Serrano Gotarredona Funding Body: European Union Jan 2016 - Jun 2019

MemoCiS: Memristors - Devices, Models, Circuits, Systems and Applications

PI: Bernabé Linares Barranco Funding Body: COST Action IC1401

May 2014 - May 2018

RESEARCH AREA ◆ BIOMEDICAL AND BIOINSPIRED CIRCUITS AND SYSTEMS

Research Line -> Biomedical Circuits and Systems

Contact

Gloria Huertas Sánchez gloria@imse-cnm.csic.es

Alberto Yúfera García yufera@imse-cnm.csic.es

This research line embraces all activities related with the development of alternative bio-instrumentation circuits and systems required to reproduce classical and to propose new measurement techniques at bio-medical labs to improve the quality of acquired biosignals.

Targets design for bio-instrumentation systems are focused also to reduce the human effort and cost of biomedical assays, to obtain the minimum size and weight of biosystems (Lab-on-a-Chips, LoCs), to research new measurement methods based on high performance integrated circuits and system design with low-power consumption, wide bandwidth, reduced power supply levels and wireless communication capability. Electrical modeling of sensors required as signal transducers and interfaces must be incorporated to circuit design flow to obtain full system characterization. This research line also considers the modelling of heterogeneous systems for full system simulations. Main recent activities are:


- Alternative bio-signals acquisition techniques.
- Development of CMOS circuits and systems blocks.
- To exploit classical sensors and look for new sensor issues for solving biosignals and biomarkers measurement problem.
- Modeling sensor performance and incorporate it into heterogeneous system simulation in a full system design process.
- Development of wearable systems for edema test in heart fail patients.
- Electro stimulation of stem cells in differentiation processes.
- Developing multidisciplinary working skills.

Keyword


Biomedical Circuits and Systems; Bio-Sensors; Laboratory on-a-Chip (LoC); Bioimpedance; Microelectrode; Electro Stimulation (ES); Clinical Applications; Electric Modelling of Biology Systems

Research Highlights

◆ P. Pérez, J.A. Serrano, M.E. Martín, P. Daza, G. Huertas and A. Yúfera, "A computer-aided design tool for biomedical OBT sensor tuning in cell-culture assays", Computer Methods and Programs in Biomedicine, vol. 200, article 105840, 2020



Caption: Normalized frequency (A) and amplitude (B) measured at Vcell in a cell culture. The curves correspond to 2500 cells (W1, W3), 5000 cells (W4, W5) and 10000 cells (W7, W8), seeded at t = 0. Cell proliferation is measured with the oscillation parameters: frequency (fosc) and amplitude (aosc).



Caption: PCB developed for the leg edema test wearable system, to be applied in patients with heart fail disease. The size is set to 2x2 cm2.

- ◆ J.A. Serrano, P. Pérez, G. Huertas and A. Yúfera, "Alternative general fitting methods for real-time cell-count experimental data processing", IEEE Sensors Journal, vol. 20, no. 24, 2020
- P. Pérez, G. Huertas, A. Maldonado-Jacobi, M. Martín, J.A. Serrano, A. Olmo, P. Daza and A. Yúfera, "Sensing Cell-Culture Assays with Low-Cost Circuitry", Scientific Reports, Nature Group, vol. 8, article 8841, 2018
- D. Rivas-Marchena, A. Olmo, J.A. Miguel, M. Martinez, G. Huertas and A. Yufera, "Real-time electrical bioimpedance characterization of neointimal tissue for stent applications", Sensors, vol. 17, no. 8, art. 1737, 2017
- G. Huertas, A. Maldonado, A. Yufera, A. Rueda and J.L. Huertas, "The Bio-Oscillator: A Circuit for Cell-Culture Assays", IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 62, pp. 164-168, 2015
- Technology Transfer

Gloria Huertas Sánchez, Andrés Maldonado Jacobi and Alberto Yúfera García. Bioimpedance measurement system for wirelessly monitoring cell cultures in real time, based on an oscillation test using integrated circuits. 2014

◆ Alberto Yúfera García, Alberto Olmo Fernández and Gloria Huertas Sánchez. Bioimpedance measuring system for wirelessly monitoring cell cultures in real time, based on CMOS circuits and electrical modelling. 2014

Key Research Projects & Contracts

SYMAS: Sistema de medida y electroestimulación para aplicaciones de diferenciación y motilidad celular (P18-FR-2308)

PI: Alberto Yúfera García / Gloria Huertas Sánchez Funding Body: Junta de Andalucía - Proyectos de Excelencia

Jan 2020 - Dec 2022

VOLUM: Valor pronóstico en tiempo real para la monitorización del volumen mediante medidas de bioimpedancias en pacientes con insuficiencia cardíaca aguda (HEART-FAIL VOLUM)

PI: Alberto Yúfera García Funding Body: Instituto de Salud Carlos III Jan 2020 - Dec 2021

iSTENT: Real Time Monitoring of Hemodinamic Variables using Smart Stents (iSTENT) based on Capacitive and Bioimpedance Sensors (RTI2018-093512-B-C21)

PI: Alberto Yúfera García Funding Body: Min. de Ciencia e Innovación Jan 2019 - Dec 2021

MIXCELL: Integrated MicroSystems for Cell-Culture Assays

PI: Alberto Yúfera García

Funding Body: Min. de Economía y Competitividad Jan 2014 - Dec 2017

ACATEX: Self-calibration and self-test of analog, mixed-signal and radio frecuency circuits (P09-TIC-5386)

PI: Adoración Rueda Rueda

Funding Body: Junta de Andalucía - Proyectos de Excelencia

Mar 2010 - Feb 2014

38 I RESEARCH AREAS & LINES
RESEARCH AREAS & LINES

Research Line -> Wireless Implantable and Wearable Intelligent Biosensor Devices

Contact

Manuel Delgado Restituto

mandel@imse-cnm.csic.es


Research on bioengineering including integrated sensing/read-out circuitry for the detection and recording of neural signals, wearable electronic devices for healthcare monitoring, and efficient wireless interfaces for intelligent medical devices (IMD). The common denominator to these research lines is the need to achieve high precision, low-noise analog read-out and very low power dissipation, in order to enable solutions which can be powered through small-capacity batteries and/or harvesting techniques. Different activities are being developed in this area:

- Definition of enabling technologies for the integration and miniaturization of biomimetic systems, which can be used for building neurocortical implants suitable for scientific (to allow new advances in neuroscience), clinical (to provide neuroprosthesis for the treatment of neurological diseases), and translational application (to pave the way for brain-machine interfaces) issues.
- Development of novel neurological data processing algorithms, including data compression, artifact suppression and seizure prediction processors, suitable for closed-loop therapeutic systems for refractory epilepsy and movement disorder diseases.
- Implementation of wireless sensor nodes (WSN) to quantify the impairments of the neuromuscular function and movement observed in Parkinson disease patients including means of surface electromyography (EMG) or kinematic measurements.
- Fabrication of passive radio-frequency identification (RFID) biomedical sensor tags, including mechanisms for remotely powering, suitable for the acquisition and conditioning of biomedical signals such as body temperature, blood glucose level or ECG information.
- Design of standard-compliant transceivers for wireless body area network (WBAN) applications, including novel architectures and circuit techniques for phase domain modulation.


More details can be found in www2.imse-cnm.csic. es/~mandel/

Keywords

Biomedical Circuits and Systems; Neuro-Engineering; Low-Noise Sensor Readout; Low-Power Wireless Interfaces; Telemetry Systems; Energy Harvesting



Caption: Fully implantable multichannel cortical neural recording system and experimental verification in vivo with animal model.



Caption: Ultra-low power transceiver for Bluetooth Low Energy (BLE). The receiver (Rx) skips any active RF stage and it is implemented as a passive front-end. It achieves a sensitivity of -81.4 dBm and consumes less than 1.1 mW. The transmitter employs direct modulation and an efficient class-E power amplifier (PA) to deliver 1.6 dBm output power to the antenna with a total efficiency of 24.5%.

Research Highlights

- R. Fiorelli, M. Delgado-Restituto and Á. Rodríguez-Vázquez, "Charge-Redistribution Based Quadratic Operators for Neural Feature Extraction", IEEE Transactions on Biomedical Circuits and Systems, vol. 14, no. 3, pp. 606-619, 2020
- J. L. Valtierra, M. Delgado-Restituto, R. Fiorelli and Á. Rodríguez-Vázquez, "A Sub-μW Reconfigurable Front-End for Invasive Neural Recording that Exploits the Spectral Characteristics of the Wideband Neural Signal", IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 5, pp. 1426-1437, 2020
- R. Fiorelli, M. Delgado-Restituto and Á. Rodríguez-Vázquez, "Offset-Calibration with Time-Domain Comparators using Inversion-Mode Varactors", IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 1, pp. 47-51, 2020
- M. Delgado-Restituto, J. B. Romaine and Á. Rodríguez-Vázquez, "Phase Synchronization Operator for On-Chip Brain Functional Connectivity Computation", IEEE Transactions on Biomedical Circuits and Systems, vol. 13, no. 5, pp. 957-970, 2019
- M. Delgado-Restituto, A. Rodríguez-Pérez, A. Darie, C. Soto-Sánchez, E. Fernández-Jover and Á. Rodríguez-Vázquez, "System-Level Design of a 64-Channel Low Power Neural Spike Recording Sensor", IEEE Transactions on Biomedical Circuits and Systems, vol. 11, no. 2, pp. 420-433, 2017

Key Research Projects & Contracts

MIRABRAS: Millimeter-sized Implant with embedded Responsive Artificial intelligence for Brain disorder Assistance (PID2019-110410RB-I00)

PI: Manuel Delgado Restituto

Funding Body: Min. de Ciencia, Innovación y Universidades Jan 2020 - Dec 2022

IPANEMA: Integrated Pattern-Adaptive optical NEurostimulator with Multi-site recording Array(TEC2016-80923-P)

PI: Manuel Delgado Restituto

Funding Body: Min. de Economía, Industria y Competitividad Jan 2017 - Dec 2019

CLEPSYDRA: Towards a Closed-Loop Epileptogenic Prediction SYstem based on sub-Dural Recording Arrays (TEC2012-33634)

PI: Manuel Delgado Restituto Funding Body: Min. de Economía v Co

Funding Body: Min. de Economía y Competitividad Jan 2013 - Dec 2015

POWDERS: Ultra-Low Power Wireless Motes for the Remote Sensing of Biomedical Signals (TEC2009-08447)

PI: Manuel Delgado Restituto

Funding Body: Min. de Ciencia e Innovación Jan 2010 - Dec 2012

BIO-TAG: Monolithic Implementation of Passive RFID Transponders for Biomedical Applications (TIC-02818)

PI: Manuel Delgado Restituto Funding Body: Junta de Andalucía

Dec 2007 - Dec 2011

RESEARCH AREA ◆ INTEGRATED CIRCUITS FOR SPACE APPLICATIONS

Research Line -> High-Speed High-Resol tion ADCs & DACs for Space Applications

Contact

Gildas Léger

leger@imse-cnm.csic.es

Antonio J. Ginés Arteaga

gines@imse-cnm.csic.es

This line of research addresses the design of analog and mixed-signal circuits and systems for critical aerospace applications, with emphasis on embedded aerospace applications (satellites, rovers) in CMOS (Complementary Metal-Oxide Semiconductor) technology. These circuits are characterized by being in an environment with high doses of radiation (TID, SE) and need for an autonomous operation without maintenance.

In order to increase the performance and increase the lifespan of these systems, it is necessary to develop and implement Radiation-Hard (Rad-Hard) techniques. In addition and, especially in an application context with little or no possibility of human intervention, these systems should include additional circuitry that capable of automatically measuring and correcting (self-calibration) errors by itself during the entire life of the Instrument (due to the cumulative effect of radiation and aging, as well as change of PVT operating conditions: process, voltage and temperature).

The advantages of research and development of self-calibration techniques are of great importance in critical applications operating under extreme conditions, since the performance of the circuits subjected to stress tend to degrade over time, requiring periodic re-calibrations to preserve the specified operating le-

Another aspect to emphasize is the reliability and reuse of this type of circuits, once developed and qualified, for future missions, which entails a great savings in terms of effort and associated costs.

Keywords

Auto-Calibration; Hardness for Radiation Applications; Embedded Critical Aerospace Applications (Satellites, Rovers, etc.); Sensors; Temperature Sensors; Solar Irradiance Sensors; Mixed Signal ASICs-CMOS for Space

Research Highlights

- ◆ A.J. Ginés, E.J. Peralías and A. Rueda, "Black-Box Calibration for ADCs With Hard Nonlinear Errors Using a Novel INL-Based Additive Code: A Pipeline ADC Case Study", IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 7, pp. 1718-1729, 2017
- ◆ J. Núñez, A.J. Ginés, E.J. Peralías and A. Rueda, "Design methodology for low-jitter differential clock recovery circuits in high performance ADCs", Analog Integrated Circuits and Signal Processing, vol. 89, no. 33, pp. 593-609, 2016
- ◆ A.J. Ginés, E. Peralías and A. Rueda, "Background Digital Calibration of Comparator Offsets in Pipeline ADCs" IEEE Transactions on Very Large Scale Integration(VLSI)Systems, vol. 23, no. 7, pp. 1345-1349, 2015
- ◆ D. Malagon-Perianez, J.M. de la Rosa, R. del Rio and G. Leger, "Single Event Transients trigger instability in Sigma-Delta Modulators", Conference on Design of Circuits and Integrated Systems (DCIS), Madrid, 2014
- ◆ J. Ramos-Martos, A. Arias-Drake, A. Ragel-Morales, J. Ceballos-Cáceres, J.M. Mora-Gutiérrez, B. Piñero-García, M. Muñoz-Díaz, M.A. Lagos-Florido, S. Espejo-Meana, I. Arruego-Rodríguez, J. Martínez-Oter and M.T. Álvarez, "OWLs: A Mixed-Signal ASIC for Optical Wire-Less Links in Space Instruments", Fourth International Workshop on Analog and Mixed-Signal Integrated Circuits for Space Applications, AMICSA, ESA/ESTEC, Noordwijk, The Netherlands, 2012

Key Research Projects & Contracts


ASIC-SIS: ASIC for compacts solar irradiation sensor (ESP2016-80320-C2-2-R)

PI: Diego Vázquez García de la Vega Funding Body: Min. de Economía, Industria y Competi-


tividad

Dec 2016 - Dec 2018





Caption: Test assembly for evaluation of electrical behavior at extreme temperatures. Front microphotograph of the CMOS prototype of the 16bitADC converter.



Caption: Photograph of ASIC CMOS 0.35µm Front-End for solar irradiation sensors on the surface of Mars. The circuit has been designed with the radhard library (hardened against radiations) developed at the Microelectronics Institute of Seville (IMSE-CSIC-US).

16BitADC (ESA ITT AO/1-7154 /12/NL/RA)

PI: Juan Ramos (up to 08/2015) / Joaquín Ceballos / Antonio Ginés (from 09/2015) Funding Body: ESA (European Space Agency)

Sep 2013 - Dec 2015

DANTE: Adapting Mixed-signal and RF ICs Design and Test to Process and Evironment Variability (TEC2011-

PI: Adoración Rueda Rueda Funding Body: Min. de Ciencia e Innovación Jan 2012 - Dec 2015

Radiation Tolerant Analogue/Mixed-Signal Technology Survey and Test Vehicle Design (ESTEC Contract No. 400010162110/NL/AF)

PI: José Luis Huertas / Gildas Léger Funding Body: ESA (European Space Agency) - Through subcontract with AROUIMEA Sep 2010 - Sep 2012

Research Line -> System-on-Chip ASICs for Space Instrumentation

Contact

Servando Espejo Meana

espejo@imse-cnm.csic.es

Joaquín Ceballos Cáceres

joaquin@imse-cnm.csic.es

This line is devoted to the development of integrated circuits and analog/mixed-signal systems for space applications, and in general, for applications in environments suffering radiation and extreme temperatures, with high reliability requirements. The use of conventional CMOS technologies is emphasized, following the concept of radiation hardening by design (RHBD).

Specific activities include the characterization of the effects of high-energy electromagnetic and particles radiation (total ionizing dose -TID, and single-event effects -SEE) on integrated circuit production technologies, on devices and circuits, and the development of robust strategies for the design of circuits and systems. Other topics of interest include the tolerance of circuits to extended temperature ranges, and the resistance of packages and systems to thermal cycles, impacts, and vibration.

Accomplished tasks include:


- Characterization of a 0.35µm CMOS technology concerning radiation effects and extended temperature
- Development of radiation tolerant digital-cells libra-
- Development of electrical models for the simulation of MOS transistors with specific radiation-hardened layouts (ELTs).
- Design and test of several mixed-signal ASICs for space use.
- · OWLS: intra-satellite optical communications based on diffuse light.
- · MOURA: tri-axial magnetometer and accelerometer.
- · MEDA: wind sensor for MEDA, for Mars'2020.
- · SIS: solar irradiance sensor for Exomars'18.
- Formal qualification processes for the space-use of mixed-signal ASICs.

Kevwords


Radiation Hardening; Extended Temperature Ranges; Reliability; Total Ionizing Dose; Single-Event Effects; Redundancy; Latch-up Prevention

Research Highlights

S. Sordo-Ibáñez, B. Piñero-García, M. Muñoz-Díaz, A.



Caption: ASIC OWLS



Caption: ASIC for MEDA wind sensor

Ragel-Morales, J. Ceballos-Cáceres, L. Carranza-González, S. Espejo-Meana, A. Arias-Drake, J. Ramos-Martos, J.M. Mora-Gutiérrez and M.A. Lagos-Florido, "CMOS Rad-Hard Front-End Electronics for Precise Sensors Measurements", IEEE Transactions on Nuclear Science, vol. 63, pp. 2379-2389, 2016

- S. Sordo-Ibáñez, B. Piñero-García, M. Muñoz-Díaz, A. Ragel-Morales, J. Ceballos-Cáceres, L. Carranza-González, S. Espejo-Meana, A. Arias-Drake, J. Ramos-Martos, J.M. Mora-Gutiérrez and M.A. Lagos-Florido, "A Front-End ASIC for a 3-D Magnetometer for Space Applications by Using Anisotropic Magnetoresistors", IEEE Transactions on Magnetics, vol. 51, pp. 1-4, 2015
- S. Sordo-Ibáñez, S. Espejo-Meana, B. Piñero-García, A. Ragel-Morales, J. Ceballos-Cáceres, M. Muñoz-Díaz, L. Carranza-González, A. Arias-Drake, J.M. Mora-Gutiérrez, M.A. Lagos-Florido and J. Ramos-Martos, "Four-channel self-compensating single-slope ADC for space environments", Electronics Letters, vol. 50, pp. 579-581, 2014
- ◆ J. Ramos-Martos, A. Arias-Drake, J.M. Mora-Gutiérrez, M. Muñoz-Díaz, A. Ragel-Morales, B. Piñero-García, J. Ceballos-Cáceres, L. Carranza-González, S. Sor-

42 I RESEARCH AREAS & LINES RESEARCH AREAS & LINES | 43 do-lbáñez, M.A. Lagos- Florido and S. Espejo-Meana, "SEE Characterization of the AMS 0.35 μm CMOS Technology", in Proc. of the 14th European Conf. on Radiation and its Effects on Components and Systems, pp. 1-4, 2013

◆ J. Ramos-Martos, A. Arias-Drake, A. Ragel-Morales, J. Ceballos-Caceres, J.M. Mora-Gutierrez, B. Pine-ro-Garcia, M. Munoz-Diaz, M.A. Lagos-Florido and S. Espejo-Meana, "Radiation Characterization of the austriamicrosystems 0.35 µm CMOS Technology", in Proc. of the 12th European Conf. on Radiation and its Effects on Components and Systems, 2011

Key Research Projects & Contracts

Microelectrónica para instrumentación espacial: ASIC del sensor de viento de MEDA (ESP2016-79612-C3-3-R) PI: Servando Espejo Meana

Funding Body: Min. Economía y Competitividad Jan 2017 - Dec 2018

Microelectrónica de espacio para instrumentación ambiental en Marte (ESP2014-54256-C4-4-R)

PI: Servando Espejo Meana

Funding Body: Min. Economía y Competitividad Jan 2015 - Dec 2015

Diseño y testado de ASICs para el espacio para la misión a Marte 'MEIGA-METNET Precursor' (AYA2011-29967-C05-05)

PI: Servando Espejo Meana Funding Body: Min. de Ciencia e Innovación Jan 2012 - Dec 2012


Diseño y testado de ASICs para el espacio para la misión a Marte 'MEIGA-METNET Precursor' (AYA2009-14212-C05-04)


PI: Servando Espejo Meana Funding Body: Min. de Ciencia e Innovación Jan 2010 - Dec 2011

Diseño y testado de ASICs para el espacio para la misión a Marte 'MEIGA-METNET Precursor' (AYA2008-06420-C04-02/ESP)

PI: Servando Espejo Meana Funding Body: Min. de Ciencia e Innovación Jan 2009 - Dec 2009







Caption: Prototype of e-padlock which allows dual-factor authentication (what you have and who you are) in the access to a content management system.

Caption: Experimental setup to measure hardware security: 1.-Power supply, 2.-Logic analyzer, 3.-Osciloscope, 4.-Temperature control system, 5.-Device under test, 6.-Software to automate measurements.

RESEARCH AREA ◆ HARDWARE SECURITY

Cybersecurity

Contact

Iluminada Baturone Castillo

lumi@imse-cnm.csic.es

Carlos J. Jiménez Fernández

cjesus@imse-cnm.csic.es

This research line focuses on microelectronic solutions for security applications. The objectives are to verify the identity of hardware devices and users as well as to store and communicate sensitive information, resorting to the use of techniques from cryptography, biometrics, and their combination (crypto-biometrics). Security against hardware attacks is especially analyzed, particularly fault injection and side-channel attacks such as differential power analysis (DPA) and differential electromagnetic attacks (DEMA). Microelectronic solutions are aimed at constructions and algorithms providing security together with efficient features of size, power consumption and operation speed.

The activities within this research line are devoted to:

- Exploration of cryptographic algorithms from a secure hardware implementation point of view. Development of architectures for such algorithms with optimized features in terms of VLSI design and resistance against attacks.

- Analysis of side-channel and fault-injection attack sources. Development of robust hardware solutions as well as setups and benchmarks to measure the security of microelectronic realizations against attacks. Vulnerability metrics.
- Design of modules based on PUFs (within programmable devices and/or integrated circuits) to implement security primitives particularly related to key generation, identifiers, and random numbers.
- Hardware implementation of algorithms to process and recognize biometric features such as fingerprints, faces, gait, voice, etc. Design of microelectronic solutions for biometric, multi-biometric, and crypto-biometric systems.
- Application of the above solutions to wearable devices, tokens, tags, consumer electronic devices, control systems, etc.

Keyword

Hardware for Cryptography; Biometrics and Crypto-Biometrics; Physical Unclonable Functions (PUFs); Secure FPGAs and Integrated Circuits; Hardware Attacks; Authentication and Secure Communications

Research Highlights

◆ J.M. Mora-Gutiérrez, C.J. Jiménez-Fernández and M.

Valencia-Barrero, "Trivium Hardware Implementations for Power Reduction", International Journal of Circuit Theory and Applications, Special Issue: Secure lightweight crypto-hardware, vol. 45, no. 2, pp. 188-198, 2017

- ◆ A. Cabrera-Aldaya, A.J. Cabrera and S. Sánchez-Solano, "SPA Vulnerabilities of the Binary Extended Euclidean Algorithm", Journal of Cryptographic Engineering, vol 7, no. 4, pp. 273–285, 2017
- ◆ I. Baturone, M.A. Prada-Delgado and S. Eiroa, "Improved generation of identifiers, secret keys, and random numbers from SRAMs", IEEE Transactions on Information Forensics and Security, vol. 10, no. 12, pp. 2653-2668, 2015
- ◆ E. Tena-Sánchez, J. Castro and A.J. Acosta, "A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits", IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 4, no. 2, pp 203-215, 2014
- R. Arjona and I. Baturone, "A Hardware Solution for Real-Time Intelligent Fingerprint Acquisition", Journal of Real-Time Image Processing, vol. 9, no. 1, pp. 95-109, 2014

Key Research Projects & Contracts

INTERVALO: Integración y validación en laboratorio de contramedidas frente a ataques laterales en criptocircuitos microelectrónicos (TEC2016-80549-R)

PI: Antonio J. Acosta Jiménez / Carlos J. Jiménez Fernández

Funding Body: Min. de Economía y Competitividad Dec 2016 - Dec 2019

SENIAC: Security in interconnected devices by injection of authentication and ciphering algorithms (RTC-2014-2932-8)

PI: Iluminada Baturone Castillo Funding Body: Min. de Economía y Competitividad Oct 2014 - Mar 2017

CESAR: Secure microelectronic circuits against side-channel attacks (TEC2013-45523-R)

Pl: Antonio J. Acosta Jiménez / Carlos J. Jiménez Fernández Funding Body: Min. de Economía y Competitividad Jan 2014 - Dec 2016

CB-DOC: Content management system with secure authentication by cripto-biometric techniques based on hardware (IPT-2012-0695-390000)

PI: Iluminada Baturone Castillo

Funding Body: Min. de Economía y Competitividad · Proyecto INNPACTO

Jul 2012 - Mar 2015

CRIPTO-BIO: Microelectronic design for crypto-biometric authentication (P08-TIC-03674)

PI: Iluminada Baturone Castillo

Funding Body: Junta de Andalucía - Proyectos de Excelencia

Jan 2009 - Dec 2013

Security and Reliability in **CMOS and Emerging Technologies**

Contact

Francisco V. Fernández Fernández

pacov@imse-cnm.csic.es

The development of IoT in the near future faces numerous technological challenges that need to be addressed, such as power/energy efficiency, reliability, security, and cost. Advanced CMOS technologies are potential candidates for solutions in the short term to those challenges, whereas beyond-CMOS devices are the answer for solutions in the long term. All these technologies are plagued with both time-zero and time-dependent variability effects. From a reliability point of view, design strategies and methodologies are required to deal with the mitigation or tolerance to variability effects. But from an exploitation perspective, variability can be regarded as an advantage rather than as a problem, e.g. in the hardware security field.

This research line focusses in the development of new and robust Physical Unclonable Functions and lightweight cryptographic solutions combining the experience of researchers in reliability characterization and reliability-aware design in CMOS technology and low-power circuit design in beyond-CMOS technologies. More specifically, the work includes activities in the following design areas:

- Design of Physical Unclonable Functions: Exploitation of time-zero and time-dependent variability effects in microelectronic devices for security applications.
- Reliability
- · Characterization and modeling of time-zero and time-dependent variability effects in micro/nano-electronic devices.
- · Robustness of lightweight cryptographic solutions.
- Low-power circuit design in beyond-CMOS technologies.

Kevwords

Hardware Security; PUF; Lightweight Cryptography; Reliability; Variability Effects; Beyond-CMOS Devices

Research Highlights

- P. Saraza-Canflanca, H. Carrasco-Lopez, A. Santana-Andreo, P. Brox, R. Castro-Lopez, E. Roca and F.V. Fernandez, "Improving the reliability of SRAM-based PUFs under varying operation conditions and aging degradation", Microelectronics Reliability, vol. 118, article 114049, 2021.
- ◆ P. Saraza-Canflanca, J. Martin-Martinez, R. Castro-Lopez, E. Roca, R. Rodriguez, F.V. Fernández and M. Nafria, "Statistical characterization of time-dependent variability defects using the maximum current fluctuation", IEEE Transactions on Electron Devices, vol. 68, no. 8, pp 4039-4044, 2021
- ◆ J. Díaz-Fortuny, P. Saraza-Canflanca, R. Castro-Lopez, E. Roca, J. Martin-Martinez, R. Rodriguez, F.V. Fernán-

dez and M. Nafria, "Flexible Setup for the Measurement of CMOS Time-Dependent Variability with Array-Based Integrated Circuits", IEEE Transactions on Instrumentation and Measurement, vol. 69, no. 2, pp 853-864, 2020

- ◆ I.M. Delgado-Lozano, E.Tena-Sánchez, J. Núñez and A. Acosta, "Design and analysis of secure emerging crypto-hardware using HyperFET devices", IEEE Transactions on Emerging Topics in Computing, vol. 9, no. 2, pp 787-796, 2020
- ◆ J. Diaz-Fortuny, J. Martin-Martinez, R. Rodriguez, R. Castro-Lopez, E. Roca, X. Aragonés, E. Barajas, D. Mateo, F.V. Fernandez and M. Nafria, "A Versatile CMOS Transistor Array IC for the Statistical Characterization of Time-Zero Variability, RTN, BTI and HCI", IEEE Journal of Solid-State Circuits, vol. 54, no. 2, pp 476-488, 2019

Key Research Projects & Contracts


VIGILANT: The Variability Challenge in Nano-CMOS - SUB-PROJECT MITIGATION (PID2019-103869RB-C31)

Pl: Francisco V. Fernández Fernández / Rafael Castro López Funding Body: Min. de Ciencia, Innovación y Universidades Jun 2020 - May 2023

TOGETHER: Towards Trusted Low-Power Things: Devices, Circuits and Architectures (TEC2016-75151-C3-3-R)


PI: Francisco V. Fernández Fernández / Rafael Castro

Funding Body: Min. de Economía, Industria y Competitividad Jan 2017 - Jun 2021



Caption: ENDURANCE: Chip design for the statistical characterization of time-dependent variability at device level. It includes four large arrays of CMOS transistors.

Caption: KIPT: Chip design for the statistical characterization of time-dependent variability at circuit level. It includes four large arrays of cells or circuit blocks: one array of SRAM and Sense Amplifier, one array of Analog Circuits and two of Ring Oscillators.



FOUNDED PROJECTS

PROJECTS

- **SPINAGE**
- **HERMES** SPIRS
- ARTURO
- HEROIC
- CROSSBRAIN GOIT
- NIMBLE AI
- PEROSPIKER
- OUBIP
- SOPRIM

NATIONAL **PROJECTS**

- CORDION
- MIRABRAS
- VIGILANT
- NANO-MIND
- APPROVIS3D
- ARES
- HARDWALLET
- MAS+CARA
- INFRASTRUCTURE PROJECT
- AEROSKIN
- E-CELL
- FEMPS
- SEMIOTICS LIFELINE
- ULTIMATE
- VIPS-ID
- SMARTRANS
- RADIAN
- SIP-SEXI
- TIRELESS
- HEART-FAIL





- **VERSO**
- COGNITIO
- SYMAS2
- RESURGENCE
- SCAROT
- PRECLI-HF
- SENSOR SOLAR
- **VBIOVEO** RTN SECURE



- **PROJECTS**
- I-COOP 2022 INTRAMURAL SICRE
- INTRAMURAL SPACED&T INTRAMURAL ECOIMSE-IND
- INTERNATIONAL



3DPLSENSE



CONTRACTS

- **ABEJA REINA**
- ANÁLISIS DE LA ELECTRÓNICA ASIC PARA ADECUACIÓN DEL SENSOR DE VIENTO A LA MISIÓN MSR DE NASA
- DESARROLLO Y ELABORACIÓN DE METODOLOGÍAS DE VERIFICACIÓN DE SIBERSEGURIDAD EN CIRCUITOS INTEGRADOS (SOC
- MONITORIZACIÓN REMOTA PARA LA IDENTIFICACIÓN DE ESPECIES DE AVES EN LOS PROGRAMAS DE SEHGUIMIENTO DE SEO/ BIRDLIFE
- ASESORÍA TÉCNICA PARA EL DESARROLLO DE CIRCUITOS INTEGRADOS DE SISTEMAS EMBEBIDOS EN EL ÁMBITO DE LA SEGURIDAD















SPINAGE

Weighted Spintronic-Nano-Oscillator-based Neuromorphic Computing System Assisted by laser for Cognitive Computing

PI: Teresa Serrano Gotarredona

Projects Details:

Type: Research Project

Funding Body: European Union

Reference: **H2020-FETOPEN-2020-01-899559** Start date: 01/09/2020 End date: **31/08/2024**

Funding: **437.577,x00 €**

The brain is a highly complex, high performance and low energy computing system due to its massive parallelism and intertwined network, which outperforms the current computers by orders of magnitudes, especially for cognitive computing applications. A large effort has been made into understanding the computing and mimicking the brain into an artificial implementation, so-called neuromorphic computing that has received much attention thanks to the advances in novel nanoscale technologies. The current implementation of the neuromorphic computing systems (NCS) using Complementary Metal-Oxide-Semiconductor (CMOS) technologies has 5-6 orders of magnitude lower performance (operation/sec/Watt/cm3) compared to the brain. Spintronic devices, using the spin of the electron instead of its charge, have been considered one of the most promising approaches for implementing not only memories but also NCSs leading to a high density, high speed, and energyefficiency. The main goal of SpinAge is to realize a novel NCS enabling large-scale development of braininspired devices outclassing the performance of current computing machines. This will be achieved by the novel structures using spintronics and memristors, on-chip laser technology, nano electronics and finally advanced integration of all these technologies. We expect this unprecedented combination of emerging technologies will lead to at least 4-5 orders of magnitude better performance than the state-of-theart CMOS-based NCSs. The approach taken in SpinAge is to implement synaptic neurons using novel nanoscale weighted spin-based nanooscillators, assisted by a low-energy laser pulse irradiation from an integrated plasmonic laser chip, integrated all with the CMOS interfacing electronics for a proof-of-concept of a 16x16 NCS for cognitive computing applications. Our breakthrough platform technology will demonstrate EU leadership of advanced neuromorphic computing.

HERMES

Hybrid Enhanced Regenerative Medicine Systems.

PI: Teresa Serrano Gotarredona

Projects Details:

Type: **Research project**

Funding Body: **European Union**

Reference: **H2020-FET-PR0ACT-2018-01-824164**

Start date: 2019/ End date: 2023

Funding: **438.511,25 €**

Brain disorders are the most invalidating condition, exceeding HIV, cancer and heart ischemia, with significant impact on society and public health. Regenerative medicine is a promising branch of health science that aims at restoring brain function by rebuilding brain tissue. However, repairing the brain is one of the hardest challenges and we are still unable to effectively rebuild brain matter. Epilepsy is particularly challenging due to its dynamic nature caused by the relentless brain damage and aberrant rearrangements of brain rewiring. To overcome the biological uncertainty of canonical regenerative approaches, we propose an innovative solution based on intelligent biohybrids, made by the symbiotic integration of bioengineered brain tissue, neuromorphic microelectronics and artificial intelligence, to effectively drive self-repair of dysfunctional brain circuits and we validate it against animal models of epilepsy. HERMES fosters the emergence of a novel biomedical paradigm, rooted in the use of biohybrid neuronics (neural electronics), which we name enhanced regenerative medicine. To this end, HERMES will promote interdisciplinary cross-fertilization within and outside the consortium; it will extend the concepts of enhanced brain regeneration to philosophy, ethics, policy and society to foster the emergence of a new innovation eco-system. Intelligent biohybrids will represent a major breakthrough to advance brain repair research beyond regenerative medicine and neurotechnology alone; it will bring new knowledge in neurobiology, cognitive neuroscience and philosophy, and new neuromorphic technology and Al algorithms. HERMES will bring a giant conceptual leap that will shift the concept of biomedical interventions from treating to healing. In turn, it will potentially generate major returns on health care and society at large by bringing previously unimaginable possibilities to defeat disorders that represent today a global major burden of disease.

PIRS_

Secure Platform for ICT Systems Rooted at the Silicon Manufacturing Process.

PI: Piedad Brox Jiménez

Projects Details:

Type: Research project
Funding Body: European Union

Reference: **952622**

Start date: 01/10/2021 End date: 30/09/2024

Funding: **610.028,25** €

Our society is continuously demanding more and more intelligent devices, along with network infrastructures and distributed services that make our daily lives more comfortably. However, the frantic adoption of Internet of Things (IoT) technologies has led to widespread implementations without a deep analysis about security matters.

This project encompasses the complete design of a platform, so-called SPIRS platform, which integrates a hardware dedicated Root of Trust (RoT) and a processor core with the capability of offering a full suite of security services. Furthermore, the SPIRS platform will be able to leverage this capability to support privacy-respectful attestation mechanisms and enable trusted communication channels across 5G infrastructures.

RoT is implemented in hardware with a dedicated circuitry to extract a unique digital identifier for the SPIRS platform during its entire lifetime. To build a complete solution, the project also features a Trusted Execution Environment (TEE), secure boot, and runtime integrity. Furthermore, resilience and privacy protection are major concerns in this project, and it endeavors to the design of a decentralized trust management framework targeted to minimize the impact of Single Point of Failure (SPOF) risks and achieve adequate security and privacy tradeoffs. To facilitate the tasks of validation and testing, SPIRS platform is conceived as an open platform that can easily integrate other building blocks and facilities upgrades.

The project goes beyond the construction of the SPIRS platform and it provides solutions to integrate it in the deployment of cryptographic protocols and network infrastructures in a trustworthy way, leveraging the RoT provided by the platform.

To validate SPIRS results, the project considers two different scenarios: Industry 4.0 and 5G Technologies.

RTURO

Advanced Radar Technologies in eUROpe.

PI: Ángel Rodríguez Vázguez

Projects Details:

Type: Research project

Funding Body: European Defence Fund (EDF)

Reference: 101074813

Start date: 01/01/2023 End date: 31/12/2025

Funding: **401.792,50 €**

The ARTURO (Advanced Radar Technologies in eUROpe) project proposes a solution to fulfil future operational needs based on extended use of emerging technologies. More specifically, studies of ARTURO project will be focused on:

- 1. Representing end-users vision in terms of needs and high-level requirements for the future most demanding scenarios and environments;
- 2. Defining an innovative Sensor Architecture and the most efficient applicable technologies to be implemented in the future development,
- 3. In-depth analysis of the new threats and the environment surrounding the radar which produces an accurate definition of the various operational scenarios (air, land and naval) the new class of radar is expected to cope with;
- 4. Carrying out the study of modern HW (hardware) and SW (software) technologies that provide the constituent elements of the new class of radar. New approaches to design (i.e. cognitive) and modern technologies such as Artificial Intelligence will be disseminated within the design;
- 5. Supporting the above topics by selecting a specific preliminary development of key components of the new architecture;
- 6. Proposing a roadmap for future developments based on the results derived by the current research

48 | FOUNDED PROJECTS | 49

HEROIC

High Efficiency Read Out Circuits.

PI: Ángel Rodríguez Vázquez

Projects Details:

Type: Research project

Funding Body: European Defence Fund (EDF)

Reference: 101102939

Start date: 01/01/2023 End date: 31/12/2026

Funding: **771.625,00 €**

Many defence applications rely on Infrared (IR) optronics systems to detect, recognise, and identify objects or targets during night and day. These systems are composed of IR sensors able to detect electromagnetic radiation within a wavelength spectrum different from the visible one. At the heart of the IR sensor lies the Focal Plane Array, broken down into two functional layers, the detection layer and the Read-Out Integrated Circuit (ROIC). The key features of a ROIC are to provide the electrical interface between each individual detector pixel and its associated readout circuit and to convert the signals provided by the pixel readout circuit into a digital equivalent that can be provided to the sensor output and acquired by the external driving electronics. Currently the mainstream sizes of IR sensors for defence applications are between VGA (640 x 480 pixels) format and SXGA format (1280 x 1024 pixels) and pixel pitch distance between 20 µm and 10 µm. The next generations of IR systems will require longer detection, recognition and identification ranges, large field of views, faster frame rates and higher performance. At IR sensor level, this calls for larger formats and reduction of the pixel pitch distance to typically ≤7,5µm so as not to physically increase the size of the sensor and thus maintain acceptable system costs and mechanical/electrical interfaces. The qualification of a more advanced Complementary-metal-oxide-semiconductor (CMOS) technology is mandatory. The HEROIC ambition is to enable European IR sensor suppliers to sustainably design the next generation of EU ROICs for IR sensors for defence applications. HEROIC unites, from across EU, different complementary players in the supply chain, including key system manufacturers and IR technology providers. HEROIC represents a first phase in the securing of the availability of a common advanced fully EU ROIC supply chain compatible with various IR detector technologies and 2D/3D architectures by 2030.

CROSSBRAIN

Distributed and federated cross-modality actuation through advanced nanomaterials and neuromorphic learning.

PI: Bernabé Linares Barranco

Projects Details:

Type: **Research project**Funding Body: **European Union**

Reference: 101070908

Start date: 01/11/2022 End date: 31/12/2026

Funding: **402.905,00 €**

A vast number of pathological brain conditions directly involve aberrant electrical activity of the brain. CROSS-BRAIN centres its technological revolution on the convergence of novel nanoactuation modalities, bleeding-edge nano-electronics, and miniaturized wireless energy harvesting and communication. Combining extreme edge computing with advanced nanomaterials featuring tailored physical properties, biocompatible coatings, and material modifications to prevent glial scarring, CROSSBRAIN will enable individualized, adaptive and highly spatiotemporally localized actuation of brain tissue. It will leverage sensing electric local field potentials, multiunit neuronal activity, and cross-modal nanomaterial-based modulation (electrical, mechanical, thermal, ionic concentration, optogenetics) of neuronal excitability with on-board intelligence. The CROSSBRAIN platform comprises a swarm of wireless, implantable, MRI-compatible microbots for in vivo electrophysiology and cross-modal neuromodulation at the cell- and microcircuit levels, in freely moving rodents. CROSSBRAIN delivers a multiplicity of stimulation modalities, involving electro-mechano-magneto-thermo-optical principles for modulation of nerve cell excitability. The microbots will feature both sensing and actuation electrodes, engineered with nanomaterials and viral vectors coatings. They will be implanted endovascularly, deliver genetic material upon command, and operate in federation under the networked control and wireless power supply by a tiny central unit, which can be worn like an internet of things device. CROSS-BRAIN will deliver autonomous or manual, closed-loop sensing, prediction, and actuation through combining multiple neuromodulation mechanisms, which will act in a synergistic and dynamic manner to optimally shape stimulation according to individual neuronal firing patterns or clinician's needs. As case studies, we will explore CROSSBRAIN action in animal models of Parkinson's Disease and Epilepsy.

GOIT

Go IT!

PI: Piedad Brox Jiménez

Projects Details:

Type: Research project Funding Body: European Union Reference: 101070660

Start date: 01/09/2022 End date: 31/08/2025

Funding: **167.236,60** €

Europe's IT hardware development is constantly challenged by outrageously expensive development tools, legal constraints like NDAs or patents, lock-in threats, dependency from external vendors or supply chains and foreign political events. Europe's digital infrastructure (from consumer to critical appliances) is heavily relying on foreign closed-source chips which are literally black-boxes which may (and have been proven to) contain malicious features. This situation makes the hardware development expensive and inefficient, and undermines the very principle of sovereignty, resilience and re-usability. Open-source silicon chips, which are open in their entirety, i.e. down to the physical layout, carry the potential of catapulting Europe into a renaissance of digital technology. Several challenges are on the way, many of which will require the participation of the stakeholders (from the fertile ground made of "nerdy" hobbyists and makers who are the early protagonists of the scene, all the way up to large enterprises), as well as the participation of policymakers and regulatory bodies. The road ahead is steep, but rich of rewards. Therefore, we loudly say: Go IT!

NIMBLE AI

Ultra-energy efficient and secure neuromorphic sensing and processing at the endpoint.

PI: Bernabé Linares Barranco

Projects Details:

Type: **Research project**Funding Body: **European Union**

Reference: 101070679

Start date: 01/10/2022 End date: 30/09/2025

Funding: **740.740,00 €**

Today only very light Al processing tasks are executed in ubiquitous IoT endpoint devices, where sensor data are generated and access to energy is usually constrained. However, this approach is not scalable and results in high penalties in terms of security, privacy, cost, energy consumption, and latency as data need to travel from endpoint devices to remote processing systems such as data centres. Inefficiencies are especially evident in energy consumption. To keep up pace with the exponentially growing amount of data (e.g., video) and allow more advanced, accurate, safe and timely interactions with the surrounding environment, next-generation endpoint devices will need to run Al algorithms (e.g., computer vision) and other compute intense tasks with very low latency (i.e., units of ms or less) and energy envelops (i.e., tens of mW or less). NimbleAl will harness the latest advances in microelectronics and integrated circuit technology to create an integral neuromorphic sensing-processing solution to efficiently run accurate and diverse computer vision algorithms in resource- and area-constrained chips destined to endpoint devices. Biology will be a major source of inspiration in NimbleAl, especially with a focus to reproduce adaptivity and experience-induced plasticity that allow biological structures to continuously become more efficient in processing dynamic visual stimuli. NimbleAl is expected to allow significant improvements compared to state-of-the-art (e.g., commercially available neuromorphic chips), and at least 100x improvement in energy efficiency and 50x shorter latency compared to state-of-the-practice (e.g., CPU/GPU/NPU/TPUs processing frame-based video). NimbleAl will also take a holistic approach for ensuring safety and security at different architecture levels, including silicon level.

50 | FOUNDED PROJECTS | FOUNDED PROJECTS | 51

PEROSPIKER

Perovskite Spiking Neurons for Intelligent Networks

PI: Bernabé Linares Barranco

Projects Details:

Type: Research project
Funding Body: European Union

Reference: 101097688

Start date: 01/10/2023 End date: 30/09/2028

Funding: **100.000,00 €**

A brain is a complex structure where computing and memory are tightly intertwined at very low power cost of operation, by analog signals across vast quantities of synapse-connected spiking neurons. Animal brains react intelligently to environmental events and perceptions. By developing similar Spiking Neural Networks (SNN) we can realize neuromorphic computation systems excellent for dealing with large amounts of noisy data and stimuli and very well suited for perception, cognition and motor tasks. But the current CMOS technologies perform very poorly for emulating the biological brains and their power consumption is large. Currently we cannot replicate biological neurons behaviours with existing design and manufacturing technology. This project aims to develop compact miniature material elements that will emulate closely the complex dynamic behaviour of neurons and synapses, to form SNNs with substantial reduction in footprint, complexity and energy cost for perception, learning and computation. We investigate the properties of metal halide perovskite that have produced excellent photovoltaic devices in the last decade. These perovskites have ionic/electronic conduction, hysteresis, memory effect and switchable and nonlinear behaviour, that make them ideally suited for the realization of devices in close fidelity to biological electrochemically gated membranes in neurons, and information-tracking synapses. We will use the methodology of impedance spectroscopy and equivalent circuit analysis to fabricate devices with dynamic responses emulating the natural neuronal coupling and synchronization. This method will produce the hardware that we need for a preferred spiking computational model, incorporating time, analog physical elements and dynamical complexity as computational tools. As illustration we will show visual object recognition from spiking data provided by a spiking retina by advanced neuristors and dynamic synapses.

QUBIP

Quantum-oriented Update to Browsers and Infrastructures for the PO Transition.

PI: Piedad Brox Jiménez

Projects Details:

Type: **Research project**Funding Body: **European Unio**n

Reference: 101119746

Start date: 01/09/2023 End date: 31/08/2026

Funding: **303.721,00 €**

The exciting frontiers opened by the development of quantum computers (QC) come at the cost of breaking the foundations of current digital security. The research community is working to the definition of post-quantum cryptography (PQC) to counteract this threat. However, the transition to PQC is delicate and takes time because it impacts many functions, algorithms, and protocols in a-priori unknown cascade of dependencies. QU-BIP is conceived to contribute to the EU transition to PQC with the goal of simplifying and making replicable the process by means of recommended practices and counteract post-quantum threats as soon as possible. QUBIP focuses on digital infrastructure addressing the 5 main building blocks that use public-key cryptography for security purposes: hardware, cryptographic libraries, operating system, communication protocols and applications. QUBIP address all 5 blocks coherently solving all dependency issues that may arise inside each block and among blocks with the final aim to validate at TRL6 three infrastructures making use of those blocks in IoT-based Digital Manufacturing, Internet Browsing, and Software Networks Environments for Telcos use cases. The return-of-experience from the three practical exercises is then maximized by developing a migration playbook, that will contain the lessons learned and an evaluation of all the technical, economic, and legal barriers encountered together with the solutions to overcome them to enable the definition of a replicable process, suitable to provide structured accompanying and practical guidance to industrial stakeholders. The technical activities are corroborated by three supporting activities (i) evaluation of the capabilities of QCs to assess their implication to primitives, algorithms and protocols adopted, and contribution to (ii) standardization efforts addressing transition to PQC processes and (iii) policy measures addressing technology changes coming from the advent of QC and PQC.

SOPRIM

Secure post-quantum cryptographic primitives.

PI: Piedad Brox Jiménez

Projects Details:

Type: Research project
Funding Body: European Union

Reference: 101105985

Start date: 01/07/2023 End date: 30/06/2025

Funding: 181.152,96 €

Quantum computers pose a huge threat to cybersecurity, with the potential of solving complex problems in just a fraction of the time it takes to the most powerful supercomputers today. With conventional public key infrastructure (PKI) cryptography at risk, we face the task of securing our digital systems with the development of new cryptographic primitives for the post-quantum era. Inspired by nature, this project aims to developing the biometric equivalents of fingerprints and DNA for the digital world that will univocally and individually identify hardware. For this goal, Physically Unclonable Functions (PUFs) will be developed to provide hardware-based digital identifiers that will be utilised to build lightweight encryption and robust authentication procedures. But creating such unique structures is challenging in a fast-growing digital environment with increasing demand for new interconnected devices, such as the Internet of Things (IoT). To achieve this goal, we will combine light and sound. We will use ultrasound (US) waves to control the travel path of a light beam transmitted through a scattering medium to generate unique patterns. This novel method can potentially generate a high number of unique patterns while reducing the cost and complexity compared to current systems exploiting optical PUFs. The proposed device is expected to be unconditionally unclonable and, therefore, safe in the post-quantum era. This project will also explore the integration of the proposed novel PUFs with CMOS-based cryptographic primitives to create IDentity of Things (IDoT). The proposed solution is expected to be of relevance in a wide spectrum of application domains such as financial systems, medical services, energy industry, governments, and citizens.

52 | FOUNDED PROJECTS | FOUNDED PROJECTS |



CORDION

Digitizers based on Cognitive Radio for IoT nodes.

Pl: José M. de la Rosa Utrera

Projects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Reference: PID2019-103876RB-I00

Start date: 01/06/2020 End date: **31/07/2024**

Funding: **55.902,00 €**

loT (Internet of Things) implies the interconnection of billions of cyberphysical entities, capable of communicating with each other, without the need lor human intervention, also relerred to machine-to-machine communication. However, the practical implementation of loT requires also the development of electronic devices that are secure and efficient in terms of cost and energy consumption. They also need to be equipped with a certain level of intelligence giving rise lo the so-called smart de-vices/objects and autonomy, so that they can make decisions in real time, and locally, i.e. withoul being connected to remate servers.

The so-called Cognitive Radio (CR) technology allows communication systems to make a more efficient use of the electromagnetic spectrum, by dynamically modifying its transmission and re-ception parameters according to the information sansed from the environment a technique also re-ferred to as spectrum sensing. One of the direct consequences of the physical implementations of CR-based terminals is that the digitizers, i.e. the circuits responsible for transforming the signal from the analog to the digital domain, should be placed as clase as possible to the antenna, so that most of the hardware is digital and hence, it is easier to program vía software.

Another key technology enabler for the develop-ment of CR-based IoT nodes is the need to embed a certain degree of Artificial Intelligence (AI), so that they can set their specifications in an optimum and autonomous way, according to the environment conditions (communication coverage, spectrum oc- cupancy, intereferences), battery status and energy consumption.

In this scenario, this project aims to address some of the design challenges for the increased in-coming digital-driven world directly linked to the Economía, Sociedad y Cultura Digitales, which is one of the priority challenges of the Plan Estatal 2017- 2020. To this end, Al-managed digitizers for CR-based IoT nodes will be developed in this project.

MIRABRAS

Millimeter-sized Implant with embedded Responsive Artificial intelligence for Brain disorder Assistance.

PI: Manuel Delgado Restituto

Projects Details:

Type: Research project

Funding Body: **Ministerio de Ciencia e Innovación**

Reference: PID2019-110410RB-I00

Start date: 01/06/2020 End date: **31/05/2023**

Funding: **137.819,00 €**

This Project aims to provide enabling microelectronic technologies for the integration and miniaturization of a smart implantable neural stimulation system, which serves as experimental vehicle for the development of new procedures in neurophysiology and, ultimately, for the implementation of new neural prosthesis, more focus and safe than those currently available, for the understanding and treatment of different pathologies of the nervous system, with emphasis in brain disorders, such as including Alzheimers disease, epilepsy or Parkinsons disease.

In particular, this Project will explore emerging approaches for treating neural disorders in which regenerative medicine techniques (interneuron transplants expressing regenerative promoters) are combined with optogenetics stimulation. In this application, small implantable neural interface devices in millimeter–scale are needed to deliver light stimuli and interact with the transplant for attenuating disease pathologies. Compared to electrical stimulation, the optogenetic approach allows selectively exciting individual cells with very high spatial and temporal accuracy, leaving the rest of the cells intact and, thus, reducing side effects.

In another aspect, the Project will advance towards the practical implementation of a reliable and efficient closed-loop mechanism which, based on the electrical activity recorded from the genetically encoded cells, is able to provide an efficient and nonharmful actuation by optical means. This real-time feedback procedure will support the adaptability of the system to the plasticity of the neural tissue and, thereby, it will open up doors for the implementation of robust, long lifetime neural prosthesis whose operation self-adjusts to the patient's progress. In order to improve the selectivity and detection accuracy of the closed-loop system, Artificial Intelligence (AI) paradigms will be explored seeking an optimum equilibrium between efficiency and hardware cost. Also, to favor miniaturization, the Project will investigate the integration of fully wireless solutions in the implant both for data and power transfer. Through analysis, simulation, and measurements on prototypes, different coil structures will be explored for powering mm-sized neural interfaces, paying attention to keep the Specific Absorption Rate (SAR) of electromagnetic (EM) field in the tissue under safe limits.

VIGILANT _____

The Variability Challenge in Nano-CMOS: From Device Modeling to IC Design for Mitigation and Exploitation.

PI: Francisco V. Fernández Fernández, Rafael Castro López

Projects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Reference: **PID2019-103869RB-C31**

Start date: 01/06/2020 End date: 31/05/2023

Funding: 117.491,00 €

Electronic devices flood many aspects of our lives. The wondrous evolution of nano-CMOS technologies with the emergence of new materials and devices is behind it. The demand for integrated circuits (ICs) is not without challenges though: our modern digital economy and society requires them to be more functional, more reliable, safer and more secure, and fields like IoT, Cybersecurity and Highperformance computing are now priorities in many research agendas.

However, one critical obstacle in this evolution is variability, culprit for the device parametric fluctuations deriving in a reliability loss of the IC. Rising right after fabrication (TZV, Time-Zero Variability) or during the IC lifetime (TDV, Time-Dependent Variability), it ends up critically compromising its functionality or even cutting short its lifetime. If variability is undealt with, ICs will no longer be able to fulfil the capabilities of safety, security, and reliability.

VIGILANT faces up this challenge from two perspectives. It will first develop solutions and new design paradigms to lessen or tolerate variability; the goal is clear: mitigate its negative impact. Second, realizing variability has also a beneficial side, TZV and TDV will be exploited for hardware-based security. While this duality mitigation/exploitation is one key goal, there is another cross-cutting goal: the evaluation of several technologies and their potential for the duality, from the established bulk CMOS, through the versatile FD-SOI, to beyond-CMOS alternatives like memristors. To undertake the goals, VIGILANT needs the complementary expertise of teams (IMSE, UAB and UPC) with a successful track record in the collaborative investigation of variability.

ΝΔΝΟ-ΜΙΝΓ

Neuromorphic Perception and NANO-Memristive Cognition for High-Speed Robotic Actuation.

PI: Teresa Serrano Gotarredonao

Projects Details:

Type: Research project

Funding Body: **Ministerio de Ciencia e Innovación**

Reference: PID 2019-105556GB

Start date: 01/06/2020 End date: 31/05/2024

Funding: 208.770,00 €

In the last years, due to the availability of large amounts of annotated data and the increase of the computation capability of highperformance computing platforms, we have witnessed a resurgence of artificial intelligence (AI) and neuro-inspired computation. AI systems outperforming human beings in image classification tasks have been demonstrated. However, those systems still lag well behind human beings if we compare them in terms of speed and energy efficiency. The intensive computation requirements of AI recognition systems cause that the developed AI systems for our portable devices perform computations on the cloud. It has been foreseen that by the year 2025, one-fifth of the world's electricity will be consumed by the internet.

The development of efficient information coding schemes and low power Al hardware platforms is a must if we want to witness the spreadof Al systems while keeping an affordable energy budget. Current state-of-theart Al systems are based on an information coding and processing paradigm which is quite different from the way biological brains code and process the information. If we consider vision as an example, state-of-the-art Al computational vision systems code and process the information as sequences of static frames.

However, biological neurons produce and communicate sequences of spikes. In this context, the so-called third generation of neural networks or spiking neural networks has emerged to emulate the efficiency in information coding and computation of human brains. However, spiking neural networks computational systems lack the maturity of frame-based conventional computing systems in terms of theoretical development, learning and controlling algorithms and availability of event-based sensors, event-based hardware computing platforms, and event-based robotic actuators.

The NANO-MIND project aims to advance in the theoretical and hardware development of neuromorphic spiking neural systems from the sensors level, to the processing level up to the control and actuation level.

54 | FOUNDED PROJECTS | 55

APPROVIS3D Analog PROcessing of bioinspired Vision Sensors for 3D reconstruction

PI: Teresa Serrano Gotarredona

Projects Details:

Type: Research project

Funding Body: **Ministerio de Ciencia e Innovación** Reference: **CHIST-ERA 2018-ACAI, Ref: PCI2019-**

111826-2

Start date: 01/04/2020 End date: **31/12/2023**

Funding: **149.772,00** €

APROVIS3D project targets analog computing for artificial intelligence in the form of Spiking Neural Networks (SNNs) on a mixed analog and digital architecture. The project includes including field programmable analog array (FPAA) and SpiNNaker applied to a stereopsis system dedicated to coastal surveillance using an aerial robot. Computer vision systems widely rely on artificial intelligence and especially neural network based machine learning, which recently gained huge visibility. The training stage for deep convolutional neural networks is both time and energy consuming. In contrast, the human brain has the ability to perform visual tasks with unrivalled computational and energy efficiency. It is believed that one major factor of this efficiency is the fact that information is vastly represented by short pulses (spikes) at analog -not discrete-times. However, computer vision algorithms using such representation still lack in practice, and its high potential is largely underexploited. Inspired from biology, the project addresses the scientific question of developing a lowpower, end-to-end analog sensing and processing architecture of 3D visual scenes, running on analog devices, without a central clock and aims to validate them in real-life situations. More specifically, the project will develop new paradigms for biologically inspired vision, from sensing to processing, in order to help machines such as Unmanned Autonomous Vehicles (UAV), autonomous vehicles, or robots gain high-level understanding from visual scenes. The ambitious long-term vision of the project is to develop the next generation AI paradigm that will eventually compete with deep learning. We believe that neuromorphic computing, mainly studied in EU countries, will be a key technology in the next decade. It is therefore both a scientific and strategic challenge for the EU to foster this technological breakthrough. The consortium from four EU countries offers a unique combination of expertise that the project requires. SNNs specialists from various fields, such as visual sensors (IMSE, Spain), neural network architecture and computer vision (Uni. of Lille, France) and computational neuroscience (INT, France) will team up with

robotics and automatic control specialists (NTUA, Greece), and low power integrated systems designers (ETHZ, Switzerland) to help geoinformatics researchers (UNIWA, Greece) build a demonstrator UAV for coastal surveillance (TRL5). Adding up to the shared interest regarding analog based computing and computer vision, all team members have a lot to offer given their different and complementary points of view and expertise. Key challenges of this project will be end-to-end analog system design (from sensing to Albased control of the UAV and 3D coastal volumetric reconstruction), energy efficiency, and practical usability in real conditions. We aim to show that such a bioinspired analog design will bring large benefits in terms of power efficiency, adaptability and efficiency needed to make coastal surveillance with UAVs practical and more efficient than digital approaches.

ARFS

Design, implementation and validation of attack-resistant hardware roots of trust for secure embedded systems.

PI: Carlos Jesús Jiménez

Projects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: PID2020-116664RBI00

Start date: 01/09/2021 End date: 31/08/2025

Funding: **146.410,00** €

The inclusion of secure elements in embedded devices is improving in current available commercial solutions. Some manufacturers offer solutions to protect their products against cybersecurity threats. However, the restricted hardware resources of certain devices (e.g. in the Internet-of-Things context) make unfeasible the adoption of some of these complex protection schemes such as Trusted Platform Modules. The design of a Root-of-Trust (RoT) using low-cost hardware modules is presented in this project as alternative. The RoT is conceived as cornerstone, thus deriving trust for the rest of components that compose the embedded system. The RoT will be designed to be a modular, configurable and adaptable structure, thus leveraging the resources to offer dedicated solutions for each particular application

The tendency of open source initiatives for embedded systems has been consolidated with the advent and rapid growth of the RISC-V Instruction Set Architecture (ISA) together with its comprehensive hardware and software ecosystems. However, the open nature of RISC-V ISA is a double edged-sword for security purposes. The flexibility of the instruc-

tion set allows the possibility of developing various cryptography-specific extensions or variants of the ISA with the aim of increasing the level of security.

But at the same time, the full-access to many 'open-hardware' implementations of the RISC-V ISA could expose them to more vulnerabilities compared to the proprietary world where this information is hidden and protected by strong Intellectual Property rights. Therefore, the development of solutions to foster the security of embedded systems based on this ISA is an open challenge for research community. This project will increase the security of embedded RISC-V systems by incorporating a RoT anchored in the device's own hardware. This strategy will be also adapted to be used by cores with proprietary ISA, thus allowing to establish a performance comparison between both choices (open and non-open) for embedded systems.

The general objective of the ARES project is to provide hardware solutions to improve the security of embedded systems, designing a hardware RoT that includes cryptographic primitives for secure storage, processing and transmission of data. The building components of the RoT will be Physical Unclonable Functions (PUFs) to generate the identity of the electronic device and generate cryptographic keys as well as entropy sources, and cryptographic primitives for data encryption and decryption. All these elements will include measures to verify its correct behavior and countermeasures to prevent physical attacks. Implementations will be carried out in both FPGA and ASIC technology, using ARM and RISC-V processors, suitable to be used in Internet-of-Things (IoT) technology. For the sake of validation, the project will develop a demonstrator to leverage project advances in a sector as eHealth where security is crucial.

HARDWALLET

Trusted, Post-Quantum Secure Hardware for Decentralized Identity Wallets Using Distinctive Traits of People and Devices.

Pl: Iluminada Baturone / Mª del Rosario Arjona

Projects Details:

Type: Research project

Funding Body: **Ministerio de Ciencia e Innovación**

Ref: PID2020-119397RB-I00

Start date: 01/09/2021 End date: **30/08/2024**

Funding: **83.853,00 €**

Electronic identification allows entities to prove electronically that they are who they say they are in order to access services and carry out electronic transac-

tions. Identity verification uses identifiers, which are uniquely associated with entities, and verification mechanisms that prove the association between the entity and its identifiers. In decentralized identity systems, entities have complete control of their identifiers. Entities are the owners and issuers of their identity (there are no centralized registries, no identity providers, no certification authorities to assign identities as centralized and federated systems do).

Distributed ledger technology, including blockchains, or some other form of decentralized network, enables identity verification using cryptography. Currently, the most established method for verification employs digital signatures. The entity is the only one that has a private key associated with a public key. The most secure solution locally generates its own private and public key pair so that the private key is truly private. Therefore, the genuine entity is the only one capable of generating signatures with its private key and any other entity can verify the signatures with the public key. The decentralized network stores public identifiers and public keys, The current W3C draft on Decentralized IDentifiers (DIDs) includes verification mechanisms, such as public keys and pseudonymous biometrics, that the owner can use to prove their association with the DID. However, most applications verify an individual by applying biometrics locally. No external verifier can prove that the individual actually participates in the process. The reason is that practical and efficient implementations of pseudonym biometrics that offer irreversibility, unlinkability and revocability are still a challenge in decentralized ne-

The HardWallet Project will address the challenge of verifying pseudonymous biometrics externally, meeting demand from Europe and the United States for a decentralized and better privacy-preserving approach. As the IoT and artificial intelligence are producing more and more autonomous electronic devices that conduct electronic transactions as an individual, the HardWallet project will extend verification externally to physical devices with unique electronic characteristics using PUFs (Physical Unclonable Functions). cloneable).

Nowadays, the hardware solutions used in digital wallets to manage private keys and guarantee the integrity of the platform, the confidentiality of the data stored in a non-volatile memory and the authenticity of the executed code (in charge of locally verifying the biometric data sensitive) use classical cryptography. The HardWallet Project will develop secure and reliable hardware to also generate pseudonyms from biometrics and device metrics. In addition, to guarantee long-term security, the cryptography used in the wallet will be post-quantum.

56 | FOUNDED PROJECTS | FOUNDED PROJECTS |

MAS+CARA

Proof of concept of a decentralized facial recognition scheme, offering privacy and post-quantum security.

PI: Iluminada Baturone

Projects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: PDC2021-121589-I00

Start date: 01/12/2021 End date: **30/11/2023**

Funding: **104.650,00 €**

Physical interactions are increasingly being replaced by digital ones. Electronic identification is an expanding market, since it allows proof that people are who they say they are, when accessing services and carrying out electronic transactions. Typically, a person proves: (a) to know a secret when the verifier asks him what he knows, (b) to possess something unique (what he has), and (c) to be a physical entity (who he is). In the latter case, people often provide biometric data such as their faces. Biometric data, which is stored as templates at the registration stage, is private and sensitive, as provided for in the data protection laws of many countries. Therefore, protection schemes must be used to transform them into public data called pseudonyms. The problem is that the security obtained with current biometric recognition systems is 17 to 24 bits for brute force attacks. This is much lower than the security of a cryptographic system (with at least 80 bits). Furthermore, biometric schemes with template protection have even lower security. New cryptographic techniques, such as homomorphic encryption, are recently being explored to increase the security of protected biometric recognition systems. However, the security of many of these techniques is based on problems (such as the Discrete Logarithm and the Integer Factorization) that are difficult to solve for current computers. but not for quantum computers, available in the future.

Most current identification systems employ a device-centric authentication topology, in which PIN acquisition (what you know) or biometric data (who you are), processing (feature extraction and matching), and Storage of biometric templates is done locally on the user's device (whatever it has). The most widespread devices are smartphones. The device authenticates the user. The person is who their device says they are without any external verifier being able to verify that the person is actually presenting a digital credential.

New protection schemes are being explored using a decentralized model, to ensure that digital credentials can be verified externally using public keys and pseudonymous biometrics. However, while cryptographic verification of digital signatures with public keys is well established, pseudonym biometrics implementations that offer irreversibility, unbindability, and revocability are still a challenge.

Exploiting the knowledge gained in our previous project TEC2017-83557-R, the Mas+Cara project will develop protected schemes using post-quantum cryptography and a decentralized model with privacy. The proof of concept that will be developed in Mas+Cara will be implemented through a smartphone App and will be validated in a relevant environment. The result will be a prototype that will be ready to be demonstrated in an operational environment, which will lead to obtaining a product to market.

INFRASTRUCTURE PROJECT_____

Update of the analysis and signal generation equipments features for the challenges of the next technological leap in micro and nano-electronics.

PI: Bernabé Linares Barranco

Projects Details:

Type: Research project

Funding Body: MICIN
Reference: EQC2021-007363-P

Start date: 01/06/2021 End date: **31/12/2023**

Funding: **904.000€**

The aim of this action is to update the equipment of the Technical Support service for the Design and Test of Integrated Circuits of the Institute of Microlectronics of Seville to face the challenges of the next technological leap in Micro and Nanoelectronics. Among the new challenges are the better use of the electromagnetic spectrum for the widespread expansión of 5G and the Internet of Thing (IoT), its combination with Artificial Intelligence (AioT), improvements in IoT security or more efficient and faster digitizers.

New equipment will allow the development of areas with great future projection, such as cybersecurity or the coexistence of quantum computing and conventional electronics, which will require ultra-high-speed devices to bond both paradigms. The new interest in space exploration will also promote Micro and Nanoelectronics in space, an area in which there is already experience in the development and testing of circuits for missions such as Curiosity and Perseverance, and which will also be enhanced by this action and encouraging participation in new missions.

From the socio-economic point of view, the new equipment will promote the creation of new patents and new technology-based companies for their exploitation, with the direct creation of very high-quality employment in a geographical area with high unemployment rates, justif-ving fully the investment made.

AEROSKIN

Intelligent skin for airflow monitoring.

Pl: Servando Espejo Meana

Projects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: CPP-2021-008740

Start date: 01/09/2022 End date: 31/08/2025

Funding: **52.366,00 €**

AEROSKIN (Smart Skin for Airflow Sensing) is a project that aims to unlock the ability to monitor airflow at multiple locations in a non-intrusive way, a key technology in multiple applications such as optimising aircraft flight efficiency, improving power generation in wind turbines or monitoring the health of structures exposed to airflow.

Smart Skin is a flexible and non-intrusive structure capable of measuring locally at multiple points the characteristics of the airflow simultaneously, instead of providing the information at a macroscopic level as is currently done. This technology is critical for the development of aircraft that adapt their shape during flight, which is one of the pillars to be developed to meet the EU's ambitious targets for reducing fuel consumption and emissions in the aerospace industry.

Building on the legacy of three instruments developed by a consortium member (UPC) used in NASA Mars missions (REMS (Rover Environmental Monitoring Station) for Mars Science Laboratory mission, TWINS for InSight and MEDA (Mars Environment Dynamics Analyzer) for Mars2020), the AEROSKIN team proposes to develop a scaled prototype of a wing equipped with 'Smart Skin' to be tested in a medium-sized wind tunnel, with the aim of demonstrating its capabilities in a controlled environment, thus increasing the Technology Maturity Level (TRL) to 4 as a first step to bring this solution to the aeronautical and energy markets.

E-CELL

Optimization of differentiation processes in stem and tumour cells based on electrostimulation.

PI: Alberto Yúfera García

Proiects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: PID2021-1225290B-I00

Start date: 01/09/2022 End date: 31/08/2025

Funding: **152.944,00 €**

It is proposed to carry out embedded Electronic Systems (ES) for the supervision and characterization of

cells and cell cultures, which allow to act on them by means of programmable electrostimulation signals (EST). The objective is to study, know and improve the techniques of cell differentiation towards various types of lineages and tissues of interest in regenerative medicine. The design and manufacture of systems with reduced weight and size, energy autonomous and wireless are pursued, which reduce the workload, automate experiments and monitor in real time the evolution of a cell culture based on electrical BioImpedance (BI) as a marker. It is proposed to monitor the evolution of neuroblastoma, breast cancer, lung cancer, myoblast and osteoblast cell lines, useful in regenerative therapies, tissue engineering, and cancer research, towards the conformation of the corresponding cell or tissue type, optimizing the differentiation processes through design of the adequate signals of electrical stimulation. From the results obtained in a first measurement setup, two more setups are proposed: one oriented to the clinical development of tissue engineering; and another dedicated to the study and characterization of EST processes at the cellular level, through the manufacture of microelectrode arrays (MicroElectrode Array, MEA). Taking advantage of this last setup, we propose its application in cancer studies, in two aspects: on the one hand, evaluating the effect of EST as a tumou0r inhibitory technique (in the N2A and SK-N-SH lines), and on the one hand, another, using MEAs for the determination of cell motility: position and velocity of tumour cells in cultures (A-549 and MCF7). In summary, monitoring SEs and ESTs measuring electrical BIs will be developed, in parallel to a cell and tissue biometry procedure for the real-time identification of the biological material differentiated or not, and its dynamic characteristics: position, trajectory and speed, with application in tissue engineering and cancer. The results will be validated using biomedical experimentation standards in the proposed cell lines.

FEMPS

Front-End Microelectronics for Planetary Sensors.

PI: Servando Espejo Meana

Projects Details:

Type: Research project

Funding Body: **Ministerio de Ciencia e Innovación**

Ref: **PID2021-1267190B-C43**

Start date: 01/01/2022 End date: 31/12/2024

Funding: **151.250,00 €**

The FEMPS project has four specific objectives. The first one is to contribute and support the integration, calibration and qualification for space of the new spherical wind sensor developed by the Polytechnic University of Catalonia, which is an evolved version of the previous MEDA wind sensor, currently on Mars.

58 | FOUNDED PROJECTS | FOUNDED PROJECTS | FOUNDED PROJECTS |

The spherical wind sensor uses a mixed-signal ASIC designed using "radiation hardening by design techniques", which performs the conditioning, acquisition and conversion of the sensor signals. This ASIC was developed by the research team under previous projects. The second objective is the design, at the architectural level, of a new mixed-signal ASIC for a new sensor (Subsurface 3D Heat Flux), whose concept has also been developed by the Polytechnic University of Catalonia. The critical analog frontend blocks will be designed and verified, eliminating feasibility uncertainties, and leaving the ASIC in a semi-finished state, pending only the definition of digital aspects that may be specific for specific missions (interphase, configurability), and the exhaustive functional verification of the complete system before its submission to foundry. The third objective is the exploration of opportunities and circuitry requirements for a set of chemical and biological sensors, defined by the Center of Astrobiology. Finally, the fourth objective, related to the second, is the characterization for space use of the high voltage, high power devices available in the selected integrated circuit fabrication process. These devices are necessary in a multitude of sensing systems, including the one foreseen in the second objective. Having them characterized is a strategic positioning for future developments. Radiation effects (total ionizing dose and singular events) and very low temperature effects will be characterized.

SEMIOTICS

Embedded intelligence in low-power vision sensors and systems for robust and autonomous long-term operation.

Pl: Ricardo Carmona Galán / Jorge Fernández Berni

Projects Details:

Type: Research project

Funding Body: **Ministerio de Ciencia e Innovació**n

Ref: **PID2021-1280090B-C31**

Start date: 01/09/2022 End date: **31/08/2025**

Funding: **212.234,00 €**

The main objective of this project is to provide IoT devices with energy-efficient machine vision-based intelligence by integrating advanced sensing capabilities and algorithms adapted to these capabilities. Today, convolutional neural networks (CNNs) have become the underlying processing architecture for many vision-related tasks. Although their accuracy is much higher than that of classical vision algorithms based on manually designed feature extraction (in fact, this is the main reason for the high relevance of CNNs), the hardware and energy resources they require are massive. This is mainly due to the fact that the input data

stream of such neural networks consists of a serialisation of the raw information provided by the sensor (at most, this information previously goes through a specific processor for image enhancement: edge enhancement, tone mapping, etc.). We intend to explore different alternatives to incorporate vision into embedded platforms in a much more efficient way. We will start by addressing the problem of reliable generation of scene representations in all kinds of situations.

Thus, we will study high dynamic range techniques based on the operation of natural systems (in particular the retina) to accommodate extreme lighting conditions in a signal range equivalent to 8 bits. This will involve computational relief from the very beginning of the signal chain. At the pixel level, we will look for an operation based on the interaction of two diodes that will provide each other with information about the local and global illumination in the scene at each instant. The tasks to be performed will range from physical modelling of the photodiodes, circuit design, implementation of an integrated circuit, and subsequent testing. We will also study the potential of compressive learning as an alternative mechanism to conventional frame-based sensing and subsequent inference based on CNNs. Through such learning, the compressive samples generated by a prototype chip that we will design in this subproject will be analysed and classified by an algorithm (e.g., a support vector machine) co-designed with the sensor.

As an application scenario for compressive learning we will work on face recognition, which is of special interest for IoT due to the increasing importance of privacy. We will also study how emerging sensory modalities (event-driven vision, depth sensing, multi-spectral sensing) can be coupled with CNNs to increase the performance of embedded vision systems in key metrics such as consumption and inference accuracy. Finally, combining the results obtained in the other subprojects, we will address the design of an IoT system for a specific application scenario. Specifically, we will design a smart camera trap for remote monitoring of animal species in collaboration with researchers from the Doñana Biological Station. This camera will be able to identify animal behaviour of interest to conservationists in remote locations, so it should incorporate network connectivity and be characterised by high energy autonomy.

LIFELINE_

Time-Dependent Variability In Integrated Circuits: Foe (And How To Combat It For The Circular Economy) And Friend (And How To Exploit It For A Disruptive Cybersecurity Solution).

PI: Rafael Castro / Francisco V. Fernández

Projects Details::

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: **TED2021-131240B-I00**

Start date: 01/12/2022 End date: 30/11/2024

Funding: **138.805,00 €**

Computing performance has been improving year-over-year in a wondrous evolution leading to the rise of a modern digital economy and society that require integrated circuits (ICs) to be more functional and reliable, safer, and more secure. Fields like IoT or Cybersecurity are thus now priorities in many research agendas. But early tremors have been arising that are indicative of larger shifts in how variability, culprit of a reliability loss in ICs, is addressed in the industry: if undealt with, ICs will no longer fulfil those capabilities of safety, security, and reliability.

A crucial challenge in this struggle is the ability to accurately predict the impact of said variability. Considerable past research exists but much more effort is needed to further deepen our understanding of variability and allow for yet more effective solutions to mitigate and handle its impact. Both, emerging markets (like autonomous driving, which necessitates enhanced reliability requirements for electronics to meet strict safety regulations and survive their required operational life) and consumer electronics (where minimizing costs is often a primary concern during design, thus superseding reliability concerns), are impacted as consequence. Moreover, recent developments like the movement towards e-waste reduction or the 2021 European Unions right-to-repair legislation, will require manufacturers to ensure a decade of lifetime and supported repairs, which could put variability at the center of the stage. Finally, variability is essential to an important element in the digital transition: cybersecurity. When area and energy resources are scarce (as with wearable devices), adding security with conventional cryptography approaches is not viable, so lightweight cryptographic solutions have been developed, like those using the concept of Physical Unclonable Function (PUF), a hardware security primitive that exploits the intrinsic variability of CMOS manufacturing (time-zero variability or TZV) to ensure security in communications. However, stochastic effects such as Random Telegraph Noise (RTN) or aging, which introduce a timedependent variability (TDV) component, can seriously compromise not

only the reliability of the PUF, but the security of data and communications as well.

The LIFELINE project sets its objectives considering the two sides of variability, foe and friend: foe, where its impact must be mitigated to improve reliability (with benefits like reduced global e-waste), and friend, where it can be exploited for cybersecurity and PUFs. In this latter facet, the project intends to explore a disruptive view: while traditionally TZV has been used as the entropy source to exploit, the project will investigate how to exploit RTN instead, with the benefit that RTN as the entropy source can potentially instill better reliability and immunity to aging to the ICs.

By dealing with variability mitigation (for which the project will develop accurate and stochastic TDV circuit simulation techniques) and exploitation (through new secure and reliable PUF using RTN), LIFELINE can contribute to the Ecological and Digital transitions at the same time: mitigation is perfectly in accord with requirements b) and e) of the environmental objective Transition towards a Circular Economy in the EU Taxonomy Regulation for Ecological Transition; working on exploiting TDV as underlying ingredient of PUFs for cybersecurity will promote the digital transition.

III TIMATE

Smart mULTI-sensor eMbedded platform for advanced nATurE monitoring.

PI: Jorge Fernández Berni / Ricardo Carmona Galán

Projects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: **TED2021-131835B-I00**

Start date: 01/12/2022 End date: **30/11/2024**

Funding: **186.530,00 €**

The ongoing sixth mass extinction constitutes a critical threat for the future of human civilization because of the associated degradation of ecosystem services. The proposed actions to bend the curve of mass extinction are heterogeneous and depend on the target ecosystem. In this context, technology plays a crucial role to keep a record of the state of species and ecosystems, identify causes of extinction and degradation, assess the effectiveness of mitigation measures, and monitor the evolution of the environment while collecting data to drive future actions and make informed decisions. Manual (i.e., by humans) off-site analytics of the data collected by sensors has been the standard procedure in the conservation field for many years. As the capabilities of sensors evolved, manual information processing became the major limiting factor for full exploitation of the possibilities technology offered. To overcome this situation, artificial

60 | FOUNDED PROJECTS | 61

intelligence (AI), and more specifically its embodiment in the form of deep neural networks (DNNs), is expected to be the most important catalyzer of advances in the next few years. At the moment, cloud-based services are transforming the aforementioned classical paradigm of manual off-site analytics into automatic off-site analytics. However, the bottleneck of conveying all the data to the cloud remains. Ultimately, the objective is automatic on-site analytics, that is, the systems deployed for nature monitoring should be able to sense their environment, process the data locally, and digest information of interest forresearchers, managers, and conservationists. The challenges for the successful realization of these capabilities are remarkable. DNNs, which are todays de-facto standard implementation of Al because of their high accuracy in inference tasks, are computationally heavy and memory-hungry, not only during training but also when it comes to inferring in real deployments. With the present project, we intend to contribute to the realization of automatic on-site analytics through the design and implementation of a sensing-processing edge platform that will integrate and fusion visual, acoustic, and environmental data for smart nature monitoring at prescribed locations. This platform will be constructed under the principles of low power, low cost, and accurate inference i.e., it must provide specialists with very reliable information for them to make decisions with minimum manual analysis. As a first step, in this 2-year project we will make use of off-theshelf components carefully selected for the targeted platform. As a long-term goal, we aim at designing and integrating specific chips on the basis of the experience acquired with commercial components in order to create a miniaturized system in the line of the long-envisioned concept of smart dust.

VIPS-ID_

Verifiable, Private, Distributed and Secure Identification of People and Things.

PI: Iluminada Baturone

Projects Details:

Type: **Research projec**t

Funding Body: Ministerio de Ciencia e Innovación

Ref: **CPP2022-009796**

Start date: 01/09/2023 End date: **31/08/2025**

Funding: **179.090,00 €**

While biometric data are caused by the human genetic variability of faces, fingerprints, etc., a PUF is a physical construction within a thing that harnesses the variations produced during the thing manufacturing process, so that unique responses are provided to given challenges. In the case of electronic things such as IoT devices, electronic PUFs are considered.

However, many biometric data, such as faces and voices, are public, and, hence, can be used maliciously to carry out

impersonation attacks. The rapid spread and impressive achievements of artificial intelligence make it easy to replace an individual by a deepfake. In the case of real-world physical things, besides the already known problem of counterfeit goods, there are also now digital twins, which are their indistinguishable digital counterparts.

Since the problems caused by identity thefts can be very dangerous for people, identity data should be contemplated as private and sensitive (biometric data are already contemplated in data protection regulations of many countries).

The main objectives of the project VIPS-ID will be to provide a verifiable, private, distributed, and secure identification of people and things:

- Identification should be verifiable because there should be external evidences or proofs of the process in order to allow true traceability and auditability.
- Private because intermediate actors should not be able to obtain information about the individual or thing from the external evidences of the identification process.
- Distributed to avoid that a centralized entity could be the unique point of failure or attack.
- Secure by using adequate cryptographic constructions.

These objectives are in line with Spains Recovery and Resilience Plan, mainly to foster Digital Transition. VIPS-ID will increase Cybersecurity in Spain, which is one of the tenth strategic pillars of España Digital 2026. Also, Cybersecurity is one of the three key strategic digital capacities of the Digital Europe programme. SMARTRANS

CMOS-LIDAR: CMOS-SPAD TOF SENSORS FOR FLASH-LIDAR.

PI: Ricardo Carmona Galán / Jorge Fernández Berni

Projects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: PDC2022-133933-C31

Start date: 01/12/2022 End date: 30/11/2024

Funding: **57.385,00 €**

This proof-of-concept project intends to complete the transference of research results derived from project ENVISAGE: enabling vision technologies for integrated intelligent transportation. In these last three years, despite the difficulties introduced by the global health threats, we have managed to identify some components which we consider critical for the development of intelligent vehicles and transportation infrastructure. These

components are intimately related with the awareness of both vehicles and roads, what in the end means the efficient capture and processing of sensory data in severely restricted conditions in terms of computing power, memory and energy resources.

Advances in image sensing technologies and embedded object detection and image recognition have boosted the expectations for the computer vision market: \$26.2 billion by 2025, combining hardware, software and services. One of the areas being influenced by the irruption of advanced sensing technologies in combination with embedded intelligence is the development of smart transportation platforms and systems. In the automotive sector, all agents agree that the incorporation of artificial intelligence and the exhaustive exploitation of inter-vehicle and vehicle-to-infrastructure interactions is the most reliable technological route to the autonomous car. Also in UAVs, vision emerges as an essential tool for navigation and autonomous path, and mission planning. During our work in ENVISAGE, we have been able to explore an application scenario, intelligent transportation systems, that is challenging in many aspects:

- Image sensors adapted to these application environments need to operate at high speed, they have to cover a high dynamic range, because they need to deal with diverse lighting conditions, and feature a high sensitivity at low light. And, finally, and this is critical despite not-sowell-founded scepticism, there is a need for cost-effective depth sensing technologies.
- -The effective reduction of the visual data flow in favor of distinctive features can be the key to practical implementation of embedded vision systems. The scientific community is focused on developing strategies that efficiently reduce the computational load of deep neural networks (DNNs) while keeping the advantages they have brought about. These strategies cover from the design of the sensor itself [8], to mixed-signal processing schemes, hardware acceleration, or dataflow organization. In the post-Moore era, tailored domain-specific architectures run much better; says David Patterson.
- -One critical aspect of the successful deployment of smart transportation infrastructure, and the IoT in general, is power management and energy harvesting. A certain level of autonomy can prevent, for instance, the influence of noisy power lines inside a vehicle. It can also enable the development of always-on traffic-monitoring infrastructure. In these scenarios, energy harvesting permits vision nodes operating exclusively on batteries.

In these three topics, contributions achieved during EN-VISAGE have reached a maturity that allows for technology transference and the development of pre-industrial prototypes that will promote successful exploitation as innovative products.

ADIAN

RAdiofrequency/Digital Interfaces managed by Artificial Neural networks.

Pl: José M. De La Rosa

Projects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: **PID2022-1380780B-I00**

Start date: 01/09/2023 End date: 31/08/2026

Funding: **124.375,00 €**

The research carried out in this project will focus on the design of software-defined Radio-Frequency (RF)/ digital interfaces assisted by Artificial Neural Networks (ANNs) for energy-aware AloT devices. These RF/ digital interfaces are made up of an Analog-to-Digital Converter (ADC) in the receiver, and a Digital-to-Analog Converter (DAC) in the transmitter. The target is to digitize a wide spectrum of signals with 812-bit resolution within a programmable 30kHz-300MHz bandwidth and a tunable carrier frequency ranging from 0.4GHz to 6GHz. With this objective in mind, a new generation of Sigma-Delta Modulation based RF-to-digital interfaces for AloT will be developed together with an auxiliary RF Energy Harvesting (RFEH) circuitry. The operation of the circuits will be managed by an ANN to identify energy emitted by nearby wireless devices such as mobile phones and Wi-Fi routers and scavenge RF energy according to the information sensed from the electromagnetic environment. Although the project will cover aspects related to the whole wireless system, it will make emphasis on the design of Al-assisted energy-aware RF ADCs and DACs integrated in nanometer (28nm) CMOS technologies. The project will provide efficient chip solutions in diverse applications dealing with wireless AloT, while targeting specifications which are at the cutting-edge of the state of the art on analog/digital interfaces. The design of the chips will be supported by an ANN-based design methodology and CAD tools to automate and optimize the design of analog and mixed-signal circuits, and very specially ADCs and DACs.

The project addresses some design challenges towards a more efficient digital transformation directly linked to the strategic actions of the National Program for Scientific & Technical Research, and Innovation (Plan Estatal de Investigación Científica, Técnica y de Innovación, PEICTI 2021-2023), and more specifically with strategic action AE4 Digital World, Industry, Space and Defense. It is also aligned with Goal 9 - Industries, Innovation and Infrastructure of the Sustainable Development Goals (ODS) of the United Nations

62 | FOUNDED PROJECTS | FOUNDED PROJECTS |

SIP-SEXI

Systems in Package for Space Exploration Instrumentation.

PI: Diego Vázquez

Projects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: **PID2022-1375180B-C22**

Start date: 01/09/2023 End date: **31/08/2026**

Funding: **115.000,00 €**

IMSE/US have a large experience on the development of radiation hardened ASICs and mixed-signal IPs and digital libraries at different CMOS technologies (350nm, 180nm, 65nm), some of them also demonstrated to operate at temperatures as low as -180°C. Such IPs are qualified and probed in the context of different ASICs previously integrated. Such IPs, and other news to be designed if considered, are intended to be integrated (through Europractice) as bare samples and exploited in the context of the project. This can be understand as a novelty in terms IPs for SiPs ready for extreme low temperature operations. This way, these IPs owned by IMSE/US together with parts accessible in the market can form a library/stock that can be enriched over time.

This project pursues the development of its own SiP capacity, in accordance with the instrumentation and devices planned for its application on Mars within the project (low temperatures, impacts, vibrations, etc.). On the other hand, it also pursues the creation of a stock of integrated IPs (already probed at low temperatures) and comercial circuits as bare dies for its use for SiPs integration. It will allows the creation of SiPs with a drastical reduction of time and associated cost with respect ASIC solutions but taking advange of miniaturization capability and performance improvement with respect a discrete solution. All this work are concentrated in two lines:

- Development of SiP integration capability for the miniaturization of systems and instruments.
- Internal Set of Parts/Bare dies: Identification, integration and characterizaton of a selected set of hardened IPs compatible with low temperatures and identified in the context of the project as of special interest.

TIRELESS

Reliability, security and eneRgy Efficiency in eLectronic dEviceS and circuitS for IoT edge.

Pl: Francisco V. Fernández / Rafael Castro

Proiects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: PID2022-1369490B-C21

Start date: 01/09/2023 End date: **31/08/2027**

Funding: **203.500,00 €**

The TIRELESS project tackles the variability conundrum in electronic devices and integrated circuits and aims at unraveling the associated challenges of reliability, security and energy efficiency, with one particular electronic system in mind: the internet-of-things (IoT) edge devices. These are powered by nanoelectronic circuits and systems, which exploit nano-CMOS devices and, in the nearby future, beyond- CMOS devices. All these technologies are plagued with a plethora of variability-related phenomena, with multiple aspects in relation to the challenges above. Inadequate handling of the variability impact goes against energy efficiency since quaranteeing certain performances under parametric variations usually implies overdesign including, more often than not, additional energy consumption. Considering variability, at design time and/or during operation, is also essential to extend the lifetime of the integrated circuit and to ensure reliability and safety. Last but not least, some of the variability phenomena can be exploited for lightweight cybersecurity solutions, essential in tiny IoT edge devices.

Accordingly, this project addresses the improvement of the reliability, cybersecurity and energy efficiency of IoT elements by exploiting new solutions for: device characterization and modeling in nano-CMOS and beyond-CMOS technologies, impact evaluation in circuits, circuit design, cryptographic hardware primitives and emerging design paradigms.

From the reliability and energy efficiency point of view, TIRELESS will develop a lab digital twin to elaborate parameter extraction methodologies of time-dependent variability (TDV) in nano-CMOS devices with dramatically enhanced accuracy (as it determines the longterm prediction accuracy) and efficiency (as models must be determined from short experimental time windows). Long-term prediction of circuit performances depend also on the strategies for circuit reliability simulation. To account for this, reliability simulators will be improved to increase their accuracy and account for realistic circuit workloads. Such models and simulation tools will enable circuit synthesis with the best trade-offs between reliability/performances/energy efficiency and

the creation of TDV-aware digital libraries enabling reliability-aware digital synthesis. However, in an increasing variability context, reliability-aware synthesis will have to be complemented with on-chip aging monitors that could be used to prevent failures during real-time circuit operation.

The starting point for beyond-CMOS technologies is much more immature. For GFETs and TFTs, Time-Zero Variability (TZV) is predominantly related to the immaturity of the fabrication technology and TDV knowledge is limited. This scenario requires a multiscale characterization approach. The first stage for the reliability-aware design of circuits implemented with these technologies is the introduction of TZV and TDV into compact models for circuit reliability simulation. New computing architectures, such as neuromorphic computing, will also be needed, eventually implemented with memristors.

From the cybersecurity point of view, device variability in nano-CMOS and beyond-CMOS technologies is exploited as a source of entropy for physical unclonable functions for identification and authentication purposes as well as for true random number generation. An additional security-related goal is to exploit variability to fight counterfeiting ICs.

HEART-FAIL

Valorisation activities of the device for monitoring of a patient with heart failure protected by patent P202131041.

PI: Alberto Del Olmo Fernández

Projects Details::

 $\mathsf{Type} \colon \mathbf{Research} \ \mathbf{project}$

Funding Body: Fundacion La Caixa

Ref: Cl22-00287

Start date: 22/12/2022 End date: 22/12/2024

Funding: 70.000,00 €

This project aims to build a wearable medical device and platform to predict early clinical outcomes in patients with acute heart failure.

The wearable device will be able to carry out real-time bioimpedance measurements in the patients' legs. The data platform will analyze the patients monitored data to provide the physician a truly personalised decision support system, preventing complications in the treatment of patients.

DIGISOLAR

New asynchronous digital solar sensor for newspace applications with event-driven architecture.

PI: Juan A. Leñero Bardallo

Proiects Details:

Type: Research project

Funding Body: Ministerio de Ciencia e Innovación

Ref: **AEI-010500-2022**

Start date: 01/07/2022 End date: **31/04/2023**

Funding: **71.110,00 €**

In the DIGISOLAR project, research is being carried out into the complete digitisation of one of the main in-orbit sensor elements within the attitude control subsystem: the solar sensor. This device, responsible for providing the satellite with the position of the Sun as a reference point for orienting the satellite, has been developed over the last decades almost exclusively with analogue photodetectors, which increases costs, as additional electronics are needed to translate its outputs to the digital domain, and more importantly, it can provide erroneous measurements due to its high sensitivity to albedo. In addition, the current trend to digitise such satellite subsystems requires significant technological challenges, including low power consumption, low latency, simplicity of operation, excellent temporal resolution and independence from other peripherals and on-board information processing systems.

The validation of this architecture will make it possible to implement digital solar sensors with characteristics that are superior to the state of the art, notably low energy consumption, high operating speed and simplified interfaces. Likewise, the technical objectives of the project will be to achieve total immunity to albedo, high precision, a wide field of vision, small size, low price and robustness against radiation.

64 | FOUNDED PROJECTS | 65



VFRSC

Vertical integration of image sensors with embedded parallelism.

Principal Investigator: Juan A. Leñero Bardallo

Projects Details:

Type: Border Projects

Financing body: **Junta de Andalucía**

Reference: Not available Start date: 05/10/2021 End date: 31/05/2023 Total granted: 78.700,00 €

The demand for image sensors is unstoppable and their market share has grown exponentially over the last decade. In this environment of continuous demand, vertically integrated technologies are emerging as the technological vehicle through which image sensors will evolve in the future.

Vertical integration technologies allow greater processing capacity and memory to be incorporated within the same pixel, without affecting its size or the ratio between the area dedicated to light sensing and the total area of the pixel ('fill factor'). Furthermore, it is envisaged that several different technologies or variants of the same technology may co-exist and be applied to pixel design.

The project includes, in its initial phase, a feasibility study of modern vertical integration technologies with the company TELEDYNE-ANAFOCUS as preferred partner. In a later phase, the design of two image sensors that allow these objectives to be met and to demonstrate the viability of the technology by searching for novel pixel architectures that can exploit its potential will be addressed. The company will provide a detailed study on the electrical characteristics of a modern vertical integration technology, based on its previous experience. Specifically, it will detail the electrical characteristics of the available vertical interconnections. In parallel, the company will provide design specifications to be able to transfer the chips that are designed to the market. For the design of the sensors,

The sensors to be integrated will have two different image sensor architectures. The first of them is a sensor based on SPADs, capable of measuring the time of flight. The second is a high dynamic range sensor that combines asynchronous event-based operation with an output data format identical to that of APS sensors.

COGNITIO_

Design of cognitive interfaces for IoT devices with artificial intelligence.

Principal Investigator José M. de la Rosa Utrera

Projects Details:

Type: Challenges of Andalusian society Financing body: Junta de Andalucía

Reference: **P20_00599**

Start date: 05/10/2021 End date: 30/06/2023

Total granted: **50.100,00 €**

The fundamental objective of this project is the design and development of methodologies for the design of cognitive analog-digital interfaces for a more efficient digital transformation. To do this, analysis, synthesis and design methods will be proposed from the system level to the physical level, with a greater degree of programmability, so that the specifications at each level of abstraction can be managed by Artificial Intelligence (AI) algorithms. based on neuromorphic processing. Although the project must take into account aspects of the entire communication system, the activity focuses on the analog-to-digital converter or ADC (for 'Analog-to-Digital Converter') as a fundamental building block of IoT devices. For the demonstration of the proposed techniques, two 28nm chip fabrication technoloaies will be considered:

The comparative study of these technological processes is part of the objectives of the project, in order to implement the circuits and systems that are proposed with the lowest possible energy consumption. Therefore, the research to be carried out aims to address one of the great challenges identified in PAIDI2020 and RIS3-Andalusia, such as 'Making Andalusia an integrated society in the digital world, through the incorporation of new telecommunications infrastructures... new ICT developments...', thanks to the development of enabling technologies such as digitization based on cognitive circuit techniques managed by artificial intelligence that are proposed in the project, and that will allow increasing the degree of interweaving of IoT devices in Andalusian society.

SYMAS2

Measurement and Electrostimulation System for Cell Differentiation and Motility Applications.

PI: Alberto Yúfera García / Gloria Huertas Sánchez

Projects Details:

Type: **Research Project** Funding Body: **Junta de Andalucía**

Reference: **US-1380661**

Start date: 01/01/2022 End date: 31/05/2023

Funding: **90.000,00 €**

It is proposed to carry out embedded Electronic Systems (ES) for the supervision and characterization of cells and cell cultures, which allow to act on them by means of programmable electrostimulation signals. The objective is to study, know and improve the techniques of cell differentiation towards different types of lineages and tissues of interest in regenerative medicine. The design and manufacture of systems with reduced weight and size, energy autonomous and wireless are pursued, which reduce the workload, automate experiments and monitor in real time the evolution of a cell culture based on the electrical BioImpedance (BI) as a marker. . It is proposed to monitor the evolution of cell lines: neuroblastomas, myoblastomas and osteoblasts, useful in neuronal therapies and engineering of muscle and bone tissues, towards the conformation of the corresponding cell or tissue type, optimizing the differentiation processes through the adequate design of signals of electrical stimulation. From the results obtained in a first measurement setup, two more setups are proposed: one oriented to the clinical development of tissue engineering; and another dedicated to the study and characterization at the cellular level of electrostimulation processes, through the manufacture of microelectrode arrays (MicroElectrode Array, MEA). Taking advantage of this last setup, cell motility experiments are proposed to determine the position and velocity of tumor cells (MCF7) in cultures, and their use in cancer studies. In summary, ES will be developed for monitoring and electrostimulation measuring electrical Bls, in parallel to a cell and tissue biometry procedure for the real-time identification of the biological material differentiated or not, and its dynamic characteristics: position, trajectory and speed. The results will be validated using biomedical experimentation standards in the proposed cell lines.

RESURGENCE

Power, reliability and security challenges in advanced CMOS and beyond-CMOS devices and circuits.

Pl: Alberto Yúfera García / Gloria Huertas Sánchez

Proiects Details:

Type: Research Project

Funding Body: **Junta de Andalucía** Reference: **US-1380876**

Start date: 01/01/2022 End date: **31/12/2023**

Funding: **100.000,00 €**

The Internet of Things (IoT) is now widely recognized as the next step of disruptive digital innovation. With IoT, any physical and virtual object can become connected to other objects and to the internet, creating a fabric of connectivity between things and between humans and things. However, the development of IoT in the near future faces a lot of technological challenges that need to be addressed, such as power/energy efficiency, reliability, security, and cost. Advanced CMOS technologies are potential candidates for solutions in the short term to those challenges, whereas beyond-CMOS devices are the answer for solutions in the long term. Low voltage operation to reduce power consumption leads, among other effects, to an increase in the impact of variations, including process (also known as Time Zero Variations, TZV) and time-dependent variations (TDV). Overcoming the variability challenge is a formidable effort requiring a synergistic approach, combining methods at all abstraction levels of the manufacturing process, covering from the technology/device levels up to the circuit and system/application levels. Furthermore, whereas in some cases variability will be object of struggle, prevention and mitigation, it can also be a powerful ally to reach the longed-for system security. This project progresses in this direction through the development of design strategies for low-power variability-aware and secure circuits based on state-of-the-art CMOS and emerging beyond- CMOS technologies.

This main objective will be approached from different perspectives and at different depths, depending on the degree of maturity of the devices and technologies. The first perspective is the characterization and modelling of TDV phenomena in advanced CMOS technologies, with special emphasis on the combined effect of Bias Temperature Instability (BTI) and Hot Carrier Injection (HCI) and on the impact of Random Telegraph Noise (RTN) for low voltage operation. Additionally, time-zero variability (TZV) models for beyond-CMOS devices such as steep-slope devices, suitable for low-voltage operation, will be obtained. Second, the impact of variability in low power circuits will be analyzed using the models previously deve-

loped. Moreover, variability-aware design techniques will be exploited to study how far the impact of all considered effects can be mitigated in advanced CMOS and beyond-CMOS circuits Finally, variability (TZV and RTN) will be considered as an effect that can be exploited for the design of secure cryptographic primitives such as PUFs and TRNGs. In this sense, the implementation of TRNGs based on phase transition devices (PTD) based nano-oscillators will be explored. Also, since distinctive features of beyond-CMOS devices are suitable for the implementation of efficient cryptographic circuits, the design of Differential Power Analysis (DPA)-resilient cryptographic circuits using TFETs will be addressed.

SCAROT_

Side-Channel Attacks on Root of Trust.

PI: Antonio José Acosta / Carlos Jesús

Projects Details:

Type: **Research Project**Funding Body: **Junta de Andalucía**

Reference: US-1380823

Start date: 01/01/2022 End date: 31/05/2023

Funding: **90.000,00 €**

Security and privacy is an inalienable right of individuals. In applications for the Internet of Things (IoT) or in portable systems, the use of cryptographic circuits with reduced resources (lightweight) is increasing in secure applications. Furthermore, among all the appealing challenges in the IoT scenario, securing thousands of connected, resource constrained computing devices is a major challenge nowadays. IoT merges in hardware/software platforms with computing, communication, services and control on data that, in most applications, must be kept secure and trusted, starting from a Root of Trust (RoT). In most modern systems, a hardware approach for RoT is preferred because it is less vulnerable against software attacks, but it should be designed to be resistant against physical attacks. The main objective of SCARoT is to provide secure cryptographic solutions to RoT hardware implementations on IoT devices. In particular, the identification and implementations of the optimal lightweight and post-quantum cryptography algorithms required to build RoT hardware implementations in FPGAs for applications with power consumption constraints and lightweight cryptohardware will be investigated. On the other hand, the improvement of the robustness of the hardware implementations of such algorithms against side-channel attacks, both passive (DPA and DEMA attacks) and active (fault injection), with the inclusion of countermeasures, will be pursued. As a consequence of the achievement of these objectives, it is expected a boost of the IMSE's Hardware Cybersecurity Laboratory with a set of operating procedures optimized to carry

out passive and active attacks (invasive and non-invasive) and a series of measurement protocols to evaluate RoT vulnerabilities.

PRECLI-HF_

PRototyping and CLINICAL TRIAL of the new HF-volum portable device for real-time monitoring of volumes in heart failure patients.

Pl: Alberto Yúfera García

Projects Details:

Type: Research Project

Funding Body: Junta de Andalucía

Reference: AT21-00010

Start date: 28/02/2022 End date: 31/05/2023

Fundina: **67.100.00 €**

This project proposes the manufacture and clinical validation of a portable prototype (wearable device) for monitoring body volumes that allows real-time monitoring of the evolution of patients with heart failure (HF). Funding is requested for the manufacture of a wearable device, as a final proof of concept, concluding the work developed so far by the research groups involved, doctors and engineers, in the framework of other research projects. The manufacture of this device will also allow it to be validated in a clinical trial, before introducing its use in the clinic for the management of patients with HF, as well as to specify all the specifications of a first Minimum Viable Product (MPV) suitable for its industrial development.

As proof of the suitability and relevance of this transfer initiative, the members of the research team have recently won the first prize of the University of Seville for entrepreneurship [1], out of more than 500 applications submitted. The development of the aforementioned MPV places our team in an optimal position to launch a spinoff to develop and commercialise this novel device.

SENSOR SOLAR

Design and market study of an industrial prototype of an asynchronous solar sensor for attitude control in space navigation systems.

PI: Juan A. Leñero Bardallo

Projects Details:

Type: Research Project

Funding Body: Junta de Andalucía

Reference: AT21_00096

Start date: 28/02/2022 End date: 31/05/2023

Funding: **65.900,00** €

The main objective of the project will be to develop a functional prototype of a digital solar sensor by inves-

tigating a novel asynchronous data reading technique with an event-driven sensor architecture. The validation of this architecture will make it possible to implement digital solar sensors with characteristics that are superior to the state of the art, in particular low energy consumption, high operating speed and simplified interfaces. Likewise, the technical objectives of the project will be to achieve total albedo immunity, high precision, wide field of view, small size, low price and robustness against radiation.

BIOVEO

BIO-inspired nano/cmos hardware object recognition system with E-fOveal Vision.

PI: Bernabé Linares Barranco

Projects Details:

Type: Research Project

Funding Body: **Junta de Andalucía** Reference: **ProyExcel_00060**

Start date: 01/12/2022 End date: **31/12/2025**

Funding: **165.600,00 €**

BIOVEO delves into the new paradigm of bio-inspired, neuromorphic machine vision in which video cameras are not used to record image sequences that are then processed image by image. In living beings, retinas do not capture image sequences. Biological retinas encode dynamic visual scenes as streams of nerve impulses that are continuously sent to the brain and processed. The neuromorphic vision paradigm aims to understand and mimic these sensing and processing mechanisms to develop high-speed and/or low-power artificial vision systems for use in very compact autonomic platforms.

In BIOVEO we will focus on investigating spatio-temporal 'multi-resolution' sensing mechanisms to mimic biological foveal vision. In BIOVEO, the aim is to mimic foveation, but starting from artificial retinas of very high physical resolution. It is proposed to implement in these retinas a way of sending information at low resolution, thus saving energy and time for sensing, communication and processing. The global visual scene is processed at low resolution by attention and recognition mechanisms detecting areas of interest. The field of view will be wide and only the areas determined to be of interest will be sampled at high resolution. We call this mechanism 'e-fovea' or 'e-fovea', and it allows to place the fovea in the desired area with less power consumption and more speed than with a motorised system. Moreover, as an additional advantage, the electronic foveal control system allows the implementation of a 'multi-foveal' system. The spectrum of applications of the proposed system is enormous. For example, in autonomous robotic systems or in self-driving vehicles, it would allow the rapid localisation of objects of interest.

RTN SECURE

Exploiting RTN for ageing-resistant hardware security.

PI: Elisenda Roca

Projects Details:

Type: Research Project

Funding Body: **Junta de Andalucía** Reference: **ProyExcel_00536**

Start date: 01/12/2022 End date: **31/12/2025**

Funding: **124.568,00 €**

In an increasingly digitized society and economy, security in all kinds of electronic systems has become one of the biggest concerns, especially when resources are scarce (as with "wearable" devices, where there are severe restrictions in area and energy). Responding to this problem with conventional cryptography approaches is not a viable alternative. To avoid this shortcoming, lightweight (i.e., adapted to limited resources) cryptographic solutions have been developed. Among these are the ones using the concept of "Physical Unclonable Function" (PUF), which typically exploit the intrinsic variability of CMOS manufacturing (time-zero variability or TZV) to have circuits with unique and unpredictable behavior, essential properties in secure cryptographic systems. These circuits usually have low fabrication costs (in area) and low power consumption and can even be implemented with circuitry that is already being used for other purposes. However, effects such as Random Telegraph Noise (RTN) or aging, which introduce a time-dependent variability (TDV) component, can seriously compromise not only the reliability of the PUF itself, but, and as a result, the security of data and communications as well. It follows that TDV is, from this point of view, a phenomenon that should be palliated. In this Project, however, we intend to explore the completely opposite view: how to exploit the RTN having in mind that this TDV phenomenon, in the same way that TZV does, provides unique and unpredictable behavior to the circuit. Thus, the RTN-SECURE Project will study methods, techniques, and circuits to exploit the RTN for security, both for unique identifier generation and for random number generation. Furthermore, it will also address how to palliate the effect of circuit aging and TZV on these new implementations. Two pillars will sustain this project: (1) an accurate model of the TDV effects and (2) efficient simulation techniques using such model. Both will be developed in RTN-SE-CURE and both will allow to convincingly address the goal of exploiting RTN for more robust and efficient hardware security primitives.

68 I FOUNDED PROJECTS
FOUNDED PROJECTS I 69



I-COOP 2022.

Transfer To Cuban Universities Of Advanced Embedded Systems Design Technologies For The Strengthening Of Innovation And Postgraduate Training Capabilities.

PI: Piedad Brox Jiménez

Projects Details:

Type: Research project Funding

Body: CSIC

Reference: COOPB2022

Start date: 01/01/2023 End date: 31/12/2024

Funding: **23.987,40 €**

Continuous advances in microelectronics technologies have led to the development of devices and hardware support that provide an increasing variety of resources for the implementation of digital embedded systems. These include reconfigurable hardware devices (FPGA and SoC-FPGA) and developments based on open hardware (such as RISC-V), which facilitate the realisation of complex digital systems by combining hardware and software elements in an embedded system. The implementation of these systems is essential for the development of the applications and services that underpin today's Digital Society, including those related to the Internet of Things (IoT), which is why they are of wide international relevance.

In tandem with these advances, new development ecosystems have also emerged, including methodologies and design environments that facilitate increased designer productivity and rapid introduction of results, thus boosting the development of innovation projects. These include current development environments for IoT applications; or existing ones for hybrid hardware/ software realisations based on reconfigurable hardware and/or open hardware, which allow development processes to be carried out at a high level of abstraction. On the other hand, the COVID-19 pandemic in the last two years has seriously limited the mobility and direct interaction actions that are fundamental for technology transfer. Simultaneously, the pandemic itself implied the need to strengthen resilience capacities through the development of innovation projects, especially in areas related to health, food production and energy saving, closely related to embedded digital systems.

The main objective of the proposed action is the transfer of advanced technologies for the design and implementation of embedded digital systems, based on reconfigurable hardware and open hardware platforms, to Cuban university professors and researchers to

promote their introduction in innovation projects, as well as in master's and doctoral programmes with an electronics profile in different Cuban universities. This will allow a decrease in their technological dependence, as well as an increase in innovation activities that will contribute to the achievement of the Sustainable Development Goals (SDGs).

INTRAMURAL SICRE

CMOS Extended Range Image Sensors.

PI: Ricardo Antonio Carmona Galán

Projects Details:

Type: Research project Funding

Body: CSIC

Reference: 202250E096

Start date: 01/07/2022 End date: 30/06/2023

Funding: **28.679,39 €**

The overall goal of this project is the efficient implementation of high dynamic range visual stimuli capture and processing in application contexts with severe limitations in power consumption and computational resources, such as the IoT (Internet-of-Things) domain. A feasible approach in this scenario can be the development of concepts such as the A-to-I converter. This scheme is based on early feature extraction in the analogue domain and compact representation of visual information. To achieve this goal, we will explore various bio-inspired models of focal-plane and near-sensor processing, as well as feature extraction and object classification algorithms with We will also analyse feature extraction and classification algorithms, depending on their hardware implementation.

INTRAMURAL SpaceD&T_

Design and testing of mixed circuits for space applications.

PI: Gildas Leger

Projects Details:

Type: Research project Funding

Body: CSIC

Reference: 201950E040

Start date: 01/05/2019 End date: 31/12/2023

Funding: **105.958,77 €**

In this project, we propose to address the design and testing of analogue and mixed-signal circuits for space applications.

The technological evolution of CMOS technologies towards lower and lower dimensions has specific consequences in the field of space applications: the

effects related to the total dose decrease with the scaling of the gate oxide, but on the other hand, the transient effects (known as singleevent effects, SEE) become more important as the capacities associated to the nodes decrease and therefore the amount of charge required to alter their voltage decreases. necessary to alter their stress.

In order to be able to tackle a design task with a certain degree of certainty, the first step is to be able to assess the impact of the different actions. It is therefore necessary to be able to calculate or simulate the effect of the SEEs on a circuit. This can be considered as solved since several papers show that the double-exponential current injection model at the body-source and body-drain junctions of CMOS transistors adequately reproduces the experimentally observed behaviour. However, for a circuit of a certain complexity, the number of charge injection sites is too large to allow a comprehensive simulation.

INTRAMURAL ECOIMSE-IND.

Creation of an IMSE-INDustry ECOsystem for microelectronics in the framework of PERTE-CHIP.

PI: Mª Teresa Serrano Gotarredona

Projects Details:

Type: Research project Funding

Body: CSIC

Reference: **20235E215**

Start date: 01/12/2023 End date: 30/11/2026

Funding: **193.585,11 €**

The main objectives of this project are:

- 1. To foster collaboration between IMSE, universities and companies to promote the transfer of knowledge and technology. In the initial activities developed in the framework of PERTE, the fundamental need to create an environment of active collaboration that fosters strategic alliances between academia and industry has been detected.
- 2. Develop an effective methodology to identify, evaluate and transfer technologies and knowledge from IMSE to industry: IMSE will establish a rigorous process to identify technologies and knowledge with potential applicability to industry and clear mechanisms will be established to carry out the transfer effectively. This will ensure that the knowledge and technology generated at IMSE is translated into practical and applicable solutions in industry.
- 3. The implementation of PERTE has shown that it is undoubtedly necessary to improve the communication and visibility of IMSE towards the industrial sector, hi-

ghlighting the achievements and capabilities of the institute for which a comprehensive communication strategy will be developed that will include the promotion of successful research, the dissemination of technological advances and the active participation in regional and international events that raise awareness of IMSE's activities.

4. Enhance IMSE's role as a driver of regional development through knowledge transfer to local and regional companies, which will boost innovation and competitiveness in the region. The creation of a catalogue of companies in the surrounding area where the technology developed at IMSE is potentially transferable is foreseen.



3DPLSENSE

Looking Beyond Images: Low-Power Sensor Architectures for 2D/3D Imaging and Vision.

PI: Ángel Rodríguez Vázquez

Projects Details:

Type: Research project Funding

Body: OFFICE OF NAVAL RESEARCH (E.E.U.U.)

Reference: N00014-19-1-2156

Start date: 01/03/2019 End date: 28/02/2023

Funding: **401.925,40 €**



ABEJA REINA

Development of a system for locating / Identifying the queen bee in a hive.

PI: Manuel Delgado Restituto

Funding: Knowledge Development for Rugged Optical Communications S. L.

Projects Details:

Type: TECHNOLOGICAL SUPPORT CONTRACT

Body: CSIC

Start date: 21/10/2021 End date: 20/10/2023

Funding: **6.545,50** €

The objective of this project is the development of a system that allows the location and identification of the

70 | FOUNDED PROJECTS | 71

queen bee inside a hive without the need for visual contact. The location / identification system to be developed is based on NFC systems. The system consists of a microchip / microantenna attached to the queen bee and an external structure based on multiple antennas and an NFC reader.

ANÁLISIS DE LA ELECTRÓNICA ASIC PARA ADECUACIÓN DEL SENSOR DE VIENTO A LA MISION MSR DE NASA_

PI: Joaquín Ceballos Cáceres

Funding Entity: Instituto Nacional de Técnica Aeroespacial «Esteban Terradas» (INTA)

Projects Details:

Type: I + D CONTRACT

Body: CSIC

Start date: 12/10/2023 End date: 30/11/2023

Funding: **48.400,00 €**

The purpose of this contract is the execution of the service entitled ANALYSIS OF ASIC ELECTRONICS FOR WIND SENSOR SUITABILITY FOR NASA MSR MISSION.

DESARROLLO Y ELABORACIÓN DE METODOLOGÍAS DE VERIFICACIÓN DE CIBERSEGURIDAD EN CIRCUITOS INTEGRADOS (SOC Y SIP)

PI: Erica Tena Sánchez

Funding Entity: **Dekra Testing And Certification S.A.U. Projects Details:**

Type: I + D CONTRACT

Body: FIUS

Start date: 01/01/2024 End date: 30/09/2025

Funding: 120.000,00 €

The purpose of this contract is the execution of the project entitled DEVELOPMENT AND ELABORATION OF CYBER SECURITY VERIFICATION METHODOLOGIES IN INTEGRATED CIRCUITS (SOC AND SIP)[RISCCOM].

MONITORIZACIÓN REMOTA PARA LA IDENTIFICACIÓN DE ESPECIES DE AVES EN LOS PROGRAMAS DE SEGUIMIENTO DE SEO/BIRDLIFE

PI: Jorge Fernández Berni

Funding Entity: **SEO/BIRDLIFE**

Projects Details:

Type: Technological Support Contract

Body: **FIUS**

Start date: 01/11/2023 End date: 31/10/2024

Funding: **1.900,00 €**

The purpose of this contract is to execute the project entitled REMOTE MONITORING FOR THE IDENTIFICATION OF BIRD SPECIES IN SEO/BIRDLIFE MONITORING PROGRAMMES.

ASESORÍA TÉCNICA PARA EL DESARROLLO DE CIRCUITOS INTEGRADOS DE SISTEMAS EMBEBIDOS EN EL ÁMBITO DE LA SEGURIDAD

PI: Piedad Brox Jiménez

Funding Entity: —Projects Details:

Type: TECHNOLOGICAL SUPPORT CONTRACT

Body: CSIC

Start date: 08/11/2023 End date: 07/01/2024

Funding: **14.850,00 €**

The purpose of this contract is to provide the service entitled TECHNICAL ADVICE FOR THE DEVELOPMENT OF INTEGRATED SYSTEMS IN THE FIELD OF SECURITY AND SECURITY INTEGRATED CIRCUITS.

PUBLICATIONS







CONFERENCE PAPERS



Transistores: la magia cuántica

Ángel Barriga Barros

ISBN: 9788419537713 Punto Rojo Libros S.L. 300 p, 2023



Historical popular science novel based on the biography of the scientists who invented the transistor. This

electronic device has enabled the development of microchips. All current electronics is based on transistors. All three inventors were awarded the Nobel Prize in Physics

in 1956. One of them is the only person in history to have received two Nobel Prizes in Physics. Another of the characters founded a company in California from which the companies that made up Silicon Valley emerged. The novel traces the lives of the three characters, set in their historical period, the first half of the 20th century.

JOURNAL PAPERS

Ultra-High-Resistance Pseudo-Resistors with Small Variations in a Wide Symmetrical Input Voltage Swing

Horestani, Fatemeh Karami; Rosa, José M. de la IEEE Transactions On Circuits and Systems Ii-Express Briefs, vol. 70, no. 8, 2023
IEEE ISSN: 1558-3791

 Behavioral Model for High-Speed SAR ADCs With On-Chip References

Dominguez-Matas, Carlos; Gines, Antonio; Otin, Aranzazu; Gutiérrez, Valentín; Leger, Gildas; Peralias, Eduardo

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 31, no. 12, pp 1918–1930, 2023 IEEE ISSN: 1063-8210

 Learning algorithms for oscillatory neural networks as associative memory for pattern recognition

Jiménez, Manuel; Avedillo, María J.; Linares-Barranco, Bernabé; Núñez, Juan

Frontiers in Neuroscience, vol. 17, article 1257611, 2023 Frontiers Media ISSN: 1662-453X

Designing a dual-channel closed loop supply chain network using advertising rate and pricedependent demand: Case study in tea industry Mirzaei, Mehran Gharye; Goodarzian, Fariba; Mokhtari, Kourosh; Yazdani, Morteza; Shokri, Alireza Expert Systems with Applications, vol. 233, article

Flsevier ISSN: 0957-4174

120936, 2023

TEMAS: A Flexible Non-Al Algorithm for Metrology of Single-Core and Core-Shell Nanoparticles from TEM Images

Noval, Jorge J. Sáenz; Gómez-Merchán, Rubén; Leñero-Bardallo, Juan A.; Gontard, Lionel C.

72 | FOUNDED PROJECTS
PUBLICATIONS | 73

Particle and Particle Systems Characterization, vol. 40, no. 2, article 2200170, 2023

Wiley ISSN: 0934-0866

PACOSYT: A Passive Component Synthesis Tool Based on Machine Learning and Tailored Modeling Strategies Towards Optimal RF and mm-Wave **Circuit Designs**

Passos, Fabio; Lourenco, Nuno; Roca, Elisenda; Martins, Ricardo; Castro-Lopez, Rafael; Horta, Nuno: Fernández, Francisco V.

IEEE Journal of Microwaves, vol. 3, no.2, pp 599-613, 2023

IEEE ISSN: 2692-8388

Effect of Device Mismatches in Differential Oscillatory Neural Networks

Shamsi, Jafar: Avedillo, Maria José: Linares-Barranco, Bernabé: Serrano-Gotarredona, Teresa IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 70, no.2, pp 872-883, 2023 IEEE ISSN: 1558-0806

Non-Fungible Tokens Based on ERC-4519 for the **Rental of Smart Homes**

Arcenegui, Javier; Arjona, Rosario; Baturone, lluminada

Sensors, vol.23, no. 16, article 7101, 2023 MDPI ISSN: 1424-8220

Compact Functional Testing for Neuromorphic Computing Circuits

El-Sayed, Sarah A.; Spyrou, Theofilos; Camuñas-Mesa, Luis A.; Stratigopoulos, Haralampos-G. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, no. 7, pp 2391-2403, 2023

IEEE ISSN: 1937-4151

Fully Parallel Stochastic Computing Hardware **Implementation of Convolutional Neural Networks** for Edge Computing Applications

Frasser, Christiam F.; Linares-Serrano, Pablo; de los Ríos, Iván Díez; Morán, Alejandro; Skibinsky-Gitlin, Erik S.; Font-Rosselló, Joan; Canals, Vincent; Roca, Miquel; Serrano-Gotarredona, Teresa; Rosselló, Josep L.

IEEE Transactions on Neural Networks and Learning Systems, vol. 34, no. 12, pp 10408-10418, 2023 IEEE ISSN: 2162-2388

A Rad-Hard On-Chip CMOS Charge Detector With **High Dynamic Range**

Sáenz-Noval, Jorge J.; Leñero-Bardallo, Juan Antonio; Carmona-Galan, Ricardo; Gontard, Lionel C. IEEE Sensors Journal, vol. 23, no. 21, pp 25971-25979, 2023

IEEE ISSN: 1558-1748

Bioimpedance Spectroscopy-Based Edema Supervision Wearable System for Noninvasive Monitoring of Heart Failure

Scagliusi, Santiago F.; Gimenez-Miranda, Luis; Pérez-García, Pablo; Fernández, Daniel Martin; Medrano, Francisco J.; Huertas, Gloria; Yúfera, Alberto

IFFF Transactions on Instrumentation and Measurement, vol. 72, article 4006608, 2023 IEEE ISSN: 1557-9662

No Evidence of Deliberate Egg Soiling in the Pied Avocet Recurvirostra avosetta to Improve

Ramo, Cristina; Castro, Macarena; Pérez-Hurtado, Alejandro; Martín, Nuria; Rendón, Miguel A.; Amat, Juan A.; Liñán-Cembrano, Gustavo

Ardeola, vol. 70, no. 2, pp 169-184, 2023 Sociedad Espanola de Ornitologia ISSN: 2341-0825

Integrating Visual Perception With Decision Making in Neuromorphic Fault-Tolerant **Quadruplet-Spike Learning Framework** Yang, Shuangming; Wang, Haowen; Pang, Yanwei; Jin, Yaochu; Linares-Barranco, Bernabé

IEEE Transactions on Systems, Man, and Cybernetics: Systems, vol. 54, no. 3, pp 1502-1514, 2023 IEEE ISSN: 2168-2232

Biohybrid restoration of the hippocampal loop re-establishes the non-seizing state in an in vitro model of limbic seizures

Caron, Davide; Buccelli, Stefano; Canal-Alonso, Angel; Farsani, Javad; Pruzzo, Giacomo; Barranco, Bernabé Linares; Corchado, Juan Manuel; Chiappalone, Michela; Panuccio, Gabriella

Journal of Neural Engineering, vol. 20, no.4, article 046021, 2023

IOP Publishing ISSN: 1741-2560

On-Line Evaluation and Monitoring of Security Features of an RO-Based PUF/TRNG for IoT

Rojas-Muñoz, Luis F.; Sánchez-Solano, Santiago; Martínez-Rodríguez, Macarena C.; Brox, Piedad Sensors, vol. 23, no. 8, article 4070, 2023 MDPI ISSN: 1424-8220

A Low-Latency, Low-Power CMOS Sun Sensor for Attitude Calculation using Photo-Voltaic Regime and On-chip Centroid Computation

Gómez-Merchan, Rubén; Leñero-Bardallo, Juan Antonio; Lopez-Carmona, Maria; Rodriguez-Vazquez, Angel

IEEE Transactions on Instrumentation and Measurement, vol. 72, article. 2003412, 2023 IEEE ISSN: 1557-9662

Experimental demonstration of coupled differential oscillator networks for versatile applications

Jiménez, Manuel; Núñez, Juan; Shamsi, Jafar; Linares-Barranco, Bernabé; Avedillo, María J. Frontiers in Neuroscience, vol. 17, article 1294954,

2023

Frontiers Media ISSN: 1662-4548

A Unified Multibit PUF and TRNG Based on Ring Oscillators for Secure IoT Devices

Baturone, Iluminada; Roman, Roberto; Corbacho, Angel

IEEE Internet of Things Journal, vol. 10, no. 7, pp 6182-6192, 2023

IEEE ISSN: 2327-4662

A self-powered asynchronous image sensor with TFS operation

Gomez-Merchan, Ruben; Lenero-Bardallo, Juan Antonio; Rodriguez-Vazquez, Angel

IEEE Sensors Journal, vol. 23, no. 7, pp 6779-6790,

IEEE ISSN: 1558-1748

Stakes of neuromorphic foveation: a promising future for embedded event cameras

Gruel, Amélie: Hareb, Dalia: Grimaldi, Antoine: Martinet, Jean: Perrinet, Laurent: Linares-Barranco, Bernabé: Serrano-Gotarredona, Teresa Biological Cybernetics, vol. 117, no. 4-5, pp 389-406, 2023

Springer Nature ISSN: 1432-0770

The diverse meteorology of Jezero crater over the first 250 sols of Perseverance on Mars

Rodriguez-Manfredi, J.A.; de la Torre Juarez, M.; Sanchez-Lavega, A.; Hueso, R.; Martinez, G.; Lemmon, M.T.; Newman, C.E.; Munguira, A.; Hieta, M.; Tamppari, L.K.: Polkko, J.: Toledo, D.: Sebastian, E.; Smith, M.D.; Jaakonaho, I.; De Vicente-Retorti-Ilo, A.; Genzer, M.; Ramos, M.; Viudez-Moreiras, D.; Lepinette, A.; Saiz-Lopez, A.; Sullivan, R.J.; Wolff, M.; Apestique, V.; Gomez-Elvira, J.; Del Rio-Gaztelurrutia, T.; Conrad, P.G.; Arruego, I.; Murdoch, N.; Boland, J.; Banfield, D.; Dominguez-Pumar, M.; Espejo, S.; Brown, A.J.; Ceballos, J.; Fischer, E.; Garcia-Villadangos, M.; Fairén, A.G.; Ferrandiz, R.; Guzewich, S.D.; Harri, A.-M.; Gimenez, S.; Gomez-Gomez, F.; Makinen, T.; Marin, M.; Jimenez, J.J.: Jimenez, V.: Mora-Sotomavor, L.: Molina, A.; Martin-Soler, J.; Martin, C.; Pla-Garcia, J.; Perez-Grande, I.; Peinado, V.; Navarro, S.; Richardson, M.I.; Rafkin, S.C.R.; Prieto-Ballesteros, O.; Postigo, M.; Schofield, J.T.; Savijärvi, H.; Romero, C.; Romeral, J.; Torres, J.; Urqui, R.; Zurita, S. Nature Geoscience, vol. 16, no. 1, pp 19-28, 2023 Springer Nature ISSN: 1752-0894

Smart Traffic Navigation System for Fault-Tolerant Edge Computing of Internet of Vehicle in Intelligent Transportation Gateway

Yang, Shuangming; Tan, Jiangtong; Lei, Tao; Linares-Barranco, Bernabe

IEEE Transactions on Intelligent Transportation Systems, vol. 24, no. 11, pp 13011-13022, 2023 IFFF ISSN: 1558-0016

Contribuciones a la implementación de sistemas electrónicos digitales embebidos sobre hardware reconfigurable

Sarmiento, Alejandro José Cabrera; Socarrás, Luís Manuel Garcés; Aldaya, Alejandro Cabrera; Márquez, Raudel Cuiman; Solano, Santiago Sánchez; Jiménez, Piedad Brox; leno Junior, Egidio; Pimenta, Tales Cleber; Brumley, Billy Bob

Anales de la Academia de Ciencias de Cuba, vol. 13, no. 4, article e1482, 2023

Academia de Ciencias de Cuba ISSN: 2304-0106

On the Use of FIR Feedback in Bandpass Delta-Sigma Modulators

Gorji, Javad; Pavan, Shanthi; Rosa, Jose M. de la IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 71, no. 3, pp 1082-1092, 2023 IEEE ISSN: 1558-0806

Body Posture Determination for Heart Failure Patients From Ankle Orientation Measurements

Scagliusi, Santiago Fernendez; Perez-Garcia, Pablo; Oprescu, Andreea M.; Fernandez, Daniel Martin: Olmo, Alberto: Sanchez, Gloria Huertas: Yufera, Alberto

IEEE Access, vol. 11, pp 48893-48900, 2023 IEEE ISSN: 2169-3536

A Pipelining-Based Heterogeneous Scheduling and Energy-Throughput Optimization Scheme for **CNNs Leveraging Apache TVM**

Velasco-Montero, Delia; Goossens, Bart; Fernandez-Berni, Jorge; Rodriguez-Vazquez, Angel; Philips, Wilfried

IEEE Access, vol. 11, pp 35007- 35021, 2023 IEEE ISSN: 2169-3536

Hardware-Efficient Design and Implementation of a Spiking Neural Model with Noisy Astrocyte Gholami, Morteza; Karimi, Gholamreza; Linares-Barranco, Bernabe

IEEE Access, vol. 11, pp 100180-100194, 2023 IEEE ISSN: 2169-3536

On the Use of Artificial Neural Networks for the Automated High-Level Design of $\sum \Delta$ Modulators Diaz-Lobo, Pablo; Linan-Cembrano, Gustavo; Rosa, Jose M. de la

IEEE Transactions on Circuits and Systems I: Regu-

74 | PUBLICATIONS **PUBLICATIONS** | 75 lar Papers, vol. 71, no. 5, pp 2006-2016, 2023 IEEE ISSN: 1558-0806

Predictive Cell Culture Time Evolution Based on Electric Models

Serrano, Juan Alfonso; Pérez, Pablo; Daza, Paula; Huertas, Gloria; Yúfera, Alberto

Biosensors, vol. 13, no. 6, article 668, 2023 MDPI ISSN: 2079-6374

Combining Software-Defined Radio Learning Modules and Neural Networks for Teaching Communication Systems Courses †

Camuñas-Mesa, Luis A.; de la Rosa, José M. Information (Switzerland), vol. 14, no. 11, article 599, 2023

MDPI ISSN: 2078-2489

From Bioimpedance to Volume Estimation: A Model for Edema Calculus in Human Legs

Scaliusi, Santiago F.; Gimenez, Luis; Pérez, Pablo; Martín, Daniel; Olmo, Alberto; Huertas, Gloria; Medrano, F. Javier; Yúfera, Alberto

Electronics (Switzerland), vol. 12, no. 6, article 1383, 2023

MDPI ISSN: 2079-9292

Post-Quantum Biometric Authentication Based on Homomorphic Encryption and Classic McEliece

Arjona, Rosario; López-González, Paula; Román, Roberto; Baturone, Iluminada

Applied Sciences (Switzerland), vol. 13, no. 2, article 757, 2023

MDPI ISSN: 2076-3417

Timing-Attack-Resistant Acceleration of NTRU Round 3 Encryption on Resource-Constrained Embedded Systems

Camacho-Ruiz, Eros; Martínez-Rodríguez, Macarena C.; Sánchez-Solano, Santiago; Brox, Piedad Cryptography, vol. 7, no. 2, article 29, 2023 MDPI ISSN: 2410-387X

Implementation of Background Calibration for Redundant FLASH ADC

Darwish, Hala; Reig, Càndid; Leger, Gildas Electronics (Switzerland), vol. 12, no. 22, article 4559, 2023

MDPI ISSN: 2079-9292

A lightweight remote attestation using PUFs and hash-based signatures for low-end IoT devices Román, Roberto; Arjona, Rosario; Baturone,

Román, Roberto; Arjona, Rosario; Baturone, Iluminada

Future Generation Computer Systems, vol. 148, pp 425-435, 2023

Elsevier ISSN: 0167-739X

Using ANNs to predict the evolution of spectrum occupancy in cognitive-radio systems

Enwere, Promise I.; Cervantes-Requena, Encarnación; Camuñas-Mesa, Luis A.; de la Rosa, José M. Integration, vol. 93, article 102070, 2023

Elsevier ISSN: 0167-9260

Operating Coupled VO-Based Oscillators for Solving Ising Models

Avedillo, Maria J.; Traves, Manuel Jimenez; Delacour, Corentin; Todri-Sanial, Aida; Linares-Barranco, Bernabe: Nunez, Juan

IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 13, no. 4, pp 901-913, 2023

IEEE ISSN: 2156-3357

Flydeling: Streamlined Performance Models for Hardware Acceleration of CNNs through System Identification

Carballo-Hernández, Walther; Pelcat, Maxime; Bhattacharyya, Shuvra S.; Galán, Ricardo Carmona; Berry, François

ACM Transactions on Modeling and Performance Evaluation of Computing Systems, vol. 8, no. 3, article 7, 2023

Association for Computing Machinery (ACM) ISSN: 2376-3639

Nonintrusive Machine Learning-Based Yield Recovery and Performance Recentering for mm-Wave Power Amplifiers: A Two-Stage Class-A Power Amplifier Case Study

Cilici, Florent; Margalef-Rovira, Marc; Lauga-Larroze, Estelle; Bourdel, Sylvain; Leger, Gildas; Vincent, Loic; Mir, Salvador; Barragan, Manuel J. IEEE Transactions on Microwave Theory and Techniques, vol. 72, no. 5, pp 3046-3064, 2023 IEEE ISSN: 0018-9480

A 12-Bit Low-Input Capacitance SAR ADC With a Rail-to-Rail Comparato

Shahpari, Nima; Habibi, Mehdi; Malcovati, Piero; De La Rosa, Jose M.

IEEE Access, vol. 11, pp 67113-67125, 2023 IEEE ISSN: 2169-3536

CMOS Front End for Interfacing Spin-Hall Nano-Oscillators for Neuromorphic Computing in the GHz Range

Fiorelli, Rafaella; Peralías, Eduardo; Méndez-Romero, Roberto; Rajabali, Mona; Kumar, Akash; Zahedinejad, Mohammad; Åkerman, Johan; Moradi, Farshad; Serrano-Gotarredona, Teresa; Linares-Barranco, Bernabé

Electronics (Switzerland), vol. 12, no. 1, article 230, 2023 MDPI ISSN: 2079-9292

A 4.2–13.2 V, on-chip, regulated, DC-DC converter in a standard 1.8V/3.3V CMOS process

Palomeque-Mangut, David; Rodríguez-Vázquez, Ángel; Delgado-Restituto, Manuel

AEU - International Journal of Electronics and Communications, vol. 161, article 154527, 2023 Elsevier ISSN: 1434-8411

Editorial: Insights in neuromorphic engineering: 2021

van Schaik, André; Linares-Barranco, Bernabé Frontiers in Neuroscience, vol. 17, article 1162831, 2023

Frontiers Media ISSN: 1662-453X

CONFERENCE PAPERS

Live Demonstration: A Customizable Medical IR Imaging System for Clinical Diagnosis

Proceedings - IEEE International Symposium on Circuits and Systems

A. Rodriguez-Vazquez, J.A. Lenero-Bardallo, R. De La Rosa Vidal, F.J. Garrido Flores, J. Bernabeu Wittel,

Performance comparison of DVS data spatial downscaling methods using Spiking Neural Networks

Proceedings - 2023 IEEE Winter Conference on Applications of Computer Vision, WACV 2023 Bernabé Linares-Barranco, Teresa Serrano Gotarredona

An Event-Based Tracking Control Framework for Multirotor Aerial Vehicles Using a Dynamic Vision Sensor and Neuromorphic Hardware

IEEE International Conference on Intelligent Robots and Systems

T. Serrano Gotarredona, B. Linares Barranco

A Simple Power Analysis of an FPGA implementation of a polynomial multiplier for the NTRU cryptosystem

2023 38th Conference on Design of Circuits and Integrated Systems, DCIS 2023

Piedad Brox, Erica Tena Sanchez, Macarena C. Martinez Rodriguez, Santiago Sanchez Solano, Eros Camacho Ruiz

HW/SW implementation of RSA digital signature on a RISC-V-based System-on-Chip

2023 38th Conference on Design of Circuits and Integrated Systems, DCIS 2023

Piedad Brox, Macarena C. Martinez Rodriguez, Santiago Sanchez Solano, Apurba Karmakar ADC Architectural Study for Digitally-Assisted Multi-Gigabit Data Communication Transceivers

2023 38th Conference on Design of Circuits and Integrated Systems, DCIS 2023

Oscar Guerra, Alberto Rodriguez Perez, Rocío Del

A Security Comparison between AES-128 and AES-256 FPGA implementations against DPA

2023 38th Conference on Design of Circuits and Integrated Systems, DCIS 2023

Erica Tena Sanchez, Antonio J. Acosta, Virginia Zuniga

Design of a 15-Bit 160-MS/s Sigma-Delta DAC for BIST Generation in Automotive RADAR Systems Midwest Symposium on Circuits and Systems

Midwest Symposium on Circuits and Systems

Jose M. De La Rosa

Design of Wideband Multiplierless Compensators for Sharpened CIC Filters

Midwest Symposium on Circuits and Systems

Jose M. De La Rosa

Ouadrature Control-Bounded ADCs

Midwest Symposium on Circuits and Systems

Jose M. De La Rosa

♦ Hardware-Efficient Random-Modulation ∑Δ ADC for Per-Column CS Generation in Vision Sensor

ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity

Jorge Fernández Berni, Ricardo Carmona Galán, Amir Khan

Enhancing the Precision of AD5940 Segmental Bioimpedance Measurements through Self-Calibration

2023 IEEE BioSensors Conference, BioSensors 2023 - Proceedings

Gloria Huertas, Alberto Yufera, Alberto Olmo, Pablo Perez, Santiago F. Scagliusi, Daniel Martin

An Analog-to-Information Architecture for Single-Chip Sensor-Processor Inference System

2023 IEEE International Conference on Metrology for eXtended Reality, Artificial Intelligence and Neural Engineering, MetroXRAINE 2023 - Proceedings

Jorge Fernández Berni, Ricardo Carmona Galán, Amir Khan

A Novel Wearable Device for Continuous Bioimpedance Monitoring in Congestive Heart Failure Patients

Proceedings of International Workshop on Impe-

76 | PUBLICATIONS PUBLICATIONS

dance Spectroscopy, IWIS 2023

Gloria Huertas, Alberto Yufera, Alberto Olmo, Pablo Perez, Santiago F Scagliusi, Daniel Martin

Characterization of HfOx 1T1R Memristors for Analog Programming

14th Spanish Conference on Electron Devices, CDE 2023 - Proceedings

Bernabe Linares Barranco, Teresa Serrano Gotarredona, Luis Camunas Mesa, Hamidreza Erfanijazi

A complete SHA-3 hardware library based on a high efficiency Keccak design

2023 IEEE Nordic Circuits and Systems Conference, NorCAS 2023 - Proceedings

Piedad Brox, Santiago Sanchez-Solano, Macarena C. Martinez Rodriguez, Eros Camacho-Ruiz

Study of foveation mechanisms in Dynamic Vision Sensors

2023 38th Conference on Design of Circuits and Integrated Systems, DCIS 2023

Luis A. Camunas Mesa, Teresa Serrano Gotarredona, Bernabe Linares Barranco, Isabel Ortiz Ramirez

A multi-core memristor chip for Stochastic Binary STDP

Proceedings - IEEE International Symposium on Circuits and Systems

Bernabe Linares Barranco, Teresa Serrano Gotarredona, Luis Camunas Mesa, Ivan Diez De Los Rios

A 64×64 SPAD-based 3D Image Sensor with Adaptive Pixel Sensitivity and Asynchronous Readout

European Solid-State Circuits Conference

A. Rodriguez Vazquez, J.A Lenero Bardallo, R. Gomez Merchan, R. De La Rosa Vidal

Exploitation of Subharmonic Injection Locking for Solving Combinatorial Optimization Problems with Coupled Oscillators using VO₂based devices

Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023

Juan Nunez, Maria J. Avedillo, Manuel Jimenez

Use Case Examples of Ethereum Non-Fungible Tokens Tied to Assets Using ERC-4519

2023 IEEE International Conference on Omni-Layer Intelligent Systems, COINS 2023

Iluminada Baturone, Rosario Arjona, Javier Arcenegui

A Model for the Open-Circuit Voltage Dependence on Temperature for Integrated Diodes

European Solid-State Device Research Conference Angel Rodriguez Vazquez, Juan A. Lenero-Bardallo, Pablo Fernandez Peramo, Juan M. Lopez Martinez

Characterizing BTI and HCD in 1.2V 65nm CMOS Oscillators made from Combinational Standard Cells and Processor Logic Paths

IEEE International Reliability Physics Symposium Proceedings

Elisenda Roca, Juan Nunez, Rafael Castro Lopez, Jose M. Gata Romero

Challenges and solutions to the defect-centric modeling and circuit simulation of time-dependent variability

IEEE International Reliability Physics Symposium Proceedings

Elisenda Roca, Francisco V. Fernandez, Rafael Castro Lopez, Pablo Saraza Canflanca, Javier Diaz Fortuny

A detailed, cell-by-cell look into the effects of aging on an SRAM PUF using a specialized test array

Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023

E. Roca, R. Castro Lopez, F.V. Fernandez, P. Saraza Canflanca, H. Carrasco Lopez, A. Santana Andreo

Reliability evaluation of IC Ring Oscillator PUFs

Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023

J. Nunez, E. Roca, R. Castro Lopez, F.V. Fernandez, J.M. Gata Romero

A Peak Detect & Hold circuit to measure and exploit RTN in a 65-nm CMOS PUF

Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023

E. Roca, R. Castro Lopez, F.V. Fernandez, E. Camacho Ruiz, F.J. Rubio Barbero

Design considerations for a CMOS 65-nm RTN-based PUF

Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023

E. Roca, R. Castro Lopez, F.V., E. Camacho Ruiz, F.J. Rubio Barbero

Strategies for parameter extraction of the time constant distribution of time-dependent variability models for nanometer-scale devices

Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023

E. Roca, R. Castro Lopez, F.V.

Stacked-Cascode Current Steering Architecture for Gallium Nitride Variable-Gain LNAs

LASCAS 2023 - 14th IEEE Latin American Symposium on Circuits and Systems, Proceedings **Diego Vazquez**

A Memristor-Inspired Computation for Epileptiform Signals in Spheroids

AICAS 2023 - IEEE International Conference on Artificial Intelligence Circuits and Systems, Proceeding Bernabe Linares Barranco, Teresa Serrano Gotarredona, Ivan Diez De Los Rios

A Single-Event Latchup setup for high-precision AMS circuits

Proceedings of the European Test Workshop E. Peralias, G. Leger, A. Gines, V. Gutierrez, M.A. Jalon, C. Dominguez

High-Level Design of Sigma-Delta Modulators using Artificial Neural Networks

Proceedings - IEEE International Symposium on Circuits and Systems

Jose M. De La Rosa, Pablo Diaz Lobo

A self-powered asynchronous image sensor with independent inpixel harvesting and sensing operations

IS and T International Symposium on Electronic Imaging Science and Technology

Ángel Rodríguez Vázquez, Juan Antonio Leñero Bardallo, Ruben Gomez Merchan

Load Reduction and Adaptive Pull-Up Strategies for Time Delay Reduction in High-Resolution AER Sensors

Proceedings - IEEE International Symposium on Circuits and Systems

A. Rodriguez Vazquez, R. Gomez Merchan, R. De La Rosa Vidal, J.A. Leñero Bardallo

Empirical study on the efficiency of Spiking Neural Networks with axonal delays, and algorithm-hardware benchmarking

Proceedings - IEEE International Symposium on Circuits and Systems

Bernabe Linares Barranco, Amirreza Yousefzadeh, Alberto Patino Saucedo

A Test Module for Aging Characterization of Digital Circuits

Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023

E. Roca, R. Castro-Lopez, F.V. Fernandez, A. Santana Andreo, J.M. Gata Romero

Bandpass $\Delta \Sigma$ Modulators with FIR Feedback

Proceedings - IEEE International Symposium on Circuits and Systems

Jose M. De La Rosa, Javad Gorji

78 | PUBLICATIONS | 79

THESIS



◆ Contributions to the Realization of DNN-based Visual Inference on Embedded Systems

Delia Velasco Montero

Date of defense: January 10, 2023 UNIVERSIDAD DE SEVILLA, IMSE-CNM



 Behavioral Modelling of CMOS SPADs based on TCAD Simulations

Juan M. López Martínez

Date of defense: January 24, 2023 UNIVERSIDAD DE SEVILLA, IMSE-CNM



 Design of readout channels for time-of-flight image sensors based on a 28-nm FPGA

Mojtaba Parsakordasiabi

Date of defense: March 24, 2023 UNIVERSIDAD DE SEVILLA, IMSE-CNM

TECHNOLOGICAL TRANSFER


Technology transfer is managed at the Seville Microelectronics Institute by the Projects and Transfer Unit (UPT-IM-SE). The UPT's fundamental mission is to promote, channel and manage the ideas and outputs resulting from the research staff's projects into innovations at the service of civil society, the public sector and companies. All our research has the ultimate goal of contributing to generating greater social well-being. For this reason, permanent contact and work with the different economic and social agents is a key pillar in the transversal research carried out at the IMSE. The main objectives of the IMSE Projects and Transfer Unit are:

- Identify and protect the research results and innovative ideas developed by IMSE research staff.
- ◆ Increase the applicability of investigations by generating permanent contact with interested agents.
- Establish new technology-based companies that allow the development of the technology that arises.
- ◆ Commercialize and internationalize research in coordination with the CSIC and the University of Seville.
- Advise the research staff to enhance the industrial application of the results of their projects.
- Assist the scientific staff to attract financial resources (European, National, regional, and industrial calls).
- ◆ Disseminate information on calls to scientific staff.
- ◆ Advisor on IMSE strategic plans.
- ◆ Attend forums for the dissemination of calls.

PATENTS 2023

New Patent Application in 2023

Semiconductor Particle Detector Device



This radiation-resistant semiconductor device is integrated into standard CMOS manufacturing technology. It acts as an active pixel in imaging detectors. It is capable of capturing images by detecting charged particles with energies in the range of 1 to 10 KeV. Its operation is based on measuring the electrostatic charge generated in a capacitor when it is irradiated by radiation. It uses MiM capacitors available in standard CMOS processes. The device can detect and measure both the sign and variations of the charge induced on a floating metal electrode. The pixel distribution allows the spatial distribution of the ionizing radiation flux to be measured.

Status	Patent pending	
Priority	14/07/23	

Inventors

Carmona Galán, Ricardo; Leñero
Bardallo, Juan Antonio; Johanny
Sáenz Noval, Jorge y Cervera

Gontard, Lionel

Patent Holder Spanish National Research Council,
University of Seville and University
of Cadiz

Method and Hardware for single-shot simultaneous AE and HDR imaging____

This sensing method for simultaneous realization of auto-exposure (AE) and high dynamic range (HDR) during image capture. Hardware implementation based on pixel array circuitry that automatically adjusts its response to the ambient illumination and fits the radian-



ce map of the scene into the available signal range. Linear sensor response for low levels of light intensity and non-linear sensing response for high levels of light intensity – "low" and "high"

relative to the ambient illumination. No extra time apart from the photo-integration interval needed to generate a HDR image. Arbitrary radiance maps can be accommodated into the available signal range. Asynchronous operation of the proposed circuitry once the pixels are reset, requiring no external control.


Status	Patent pending
Priority	26/10/23
Inventors	Carmona Galán, Ricardo; Fernández Berni, Jorge y Lamouraa Sedlackova Yassine
Patent Holder	Spanish National Research Council and University of Seville

Published and Granted Patents

Method and device for PUF based on RTN

CSIC and the University of Seville have developed a method and device for a Physical Unclonable Function (PUF) whose source of entropy comes from the phenomenon known as Random Telegraph Noise (RTN). The


key element that differentiates the present invention from similar inventions that might use this phenomenon is the fact that it uses a metric that can capture, in a comprehensive manner, the amount of RTN present in each transistor. This invention allow that a PUF response can be obtained and can be used, for example, to authenti-



cate any hardware element to which an instance of the PUF device is bound.

Status	Spanish Patent and PCT granted
Priority	18/04/22
Inventors	Roca Moreno, Elisenda; Castro López, Rafael; Brox Jiménez, Piedad; Camacho Ruiz, Eros; Fernández Fernández, Francisco Vidal
Patent Holder	Spanish National Research Council and University of Seville

Computer-implemented methods for post-quantum protection of information and for post-quantum secure information matching and cryptographic systems to perform the computer-implemented methods



The present invention relates to post-quantum cryptographic methods for protecting sensitive information and matching the protected information. Sensitive information 10 can be represented by noisy data, in the sense that the data associated with identical sensitive information can show some differences among them when they are measured at different times. An example of noisy data is the data obtained from measurements


of persons' and things' traits that are univocally associated with their physical entities, such as persons' biometric data.

Status	European Patent published
Priority	29/04/22
Inventors	Baturone Castillo, Mª Iluminada; Arjona López, María Rosario; López González; Paula; Román Hajderek, Roberto
Patent Holder	University of Seville

Method and Device for generating true random numbers

Power-up Method SRAM cell 5%

N° of TRUE RANDOM BITS PER SRAM



Csic and the University of Seville have developed a method and a device for generating true random numbers from Static Random Access Memory (SRAM) cells of any power-up bias, i.e., regardless of wether the cell has a greater or lesser tendency towards one of the logical power-up values. In contrast to the conventional power-up method, wich is only able to generate True Random Numbers from a very limited portion of the total number of cells in an SRAM, this new method is based on the Data Retention Voltage metric, wich provides the ability to extract randomness from any SRAM cell.

Status	Spanish Patent published
Priority	24/06/22

Inventors

Roca Moreno, Elisenda; Castro
Lopez, Rafael; Sarazá Cantaflanca,
Pablo y Fernández Fernández,
Francisco Vidal

Patent Holder

University of Seville and Spanish
National Research Council

Pixel for DVS vision sensors with one or more photodiodes operating in photovoltaic regime_____

Csic and the University of Seville have developed a new Pixel arquitecture for DVS vision sensors with one or more photodiodes operating in photovoltaic regime. In this Pixel arquitecture, type "Dinamic Vision Sensor", its generated outputs pulses when the pixel detects temporary lighting variations. Its utilice several photodiodes, operating in photovoltaic region, like photoreceptors. The anode of this photodiodes can be directly connected to a buffer or voltage follower, whithout the necesity of using a logarithmic photoreceptor, reducing the dimensions of pixel respect other existing arquitectures.

Status	PCT published
Priority	27/10/22
Inventors	Leñero Bardallo, Juan Antonio; Rodríguez Vázquez, Ángel y Fernández Peramo, Pablo
Patent Holder	University of Seville

Electronically foveated dynamic vision sensor

CSIC and the University of Seville have developed an electronically foveated dynamic vision sensor that operates at a low resolution by default, being able to activate high resolution only when it detects an area of interest. This is a very significant no-





FIG. 1


velty since it allows lower energy consumption, less information and a lower subsequent computational load than a regular dynamic vision sensor.

82 | TECHNOLOGICAL TRANSFER | 83

Status	Patent published
Priority	4/10/21
Inventors	Linares Barranco Bernabé; Serrano Gotarredona, María Teresa
Patent Holder	Spanish National Research Council and University of Seville

Low-Power asynchronous solar sensor_

CSIC and the University of Seville have designed an asynchronous solar sensor with important advantages in





tina comercial solar sensors: it significantly reduces power consumption by operating the diodes in the photovoltaic region, it has a response time several orders of magnitude faster, and it calculates the coordenates of the centroid of the

front of all exis-

pixel region inside the chip, requiring no post-processing of the sensor data.


Status	Spanish, European and E.E.U.U patent granted
Priority	4/03/21
Inventors	Gómez Merchán, Rubén; Leñero Bardallo, Juan Antonio; Rodríguez Vázquez Ángel
Patent Holder	University of Seville and Spanish National Research Council

Digital OR Pulse Combining Photomultiplier_

[IMAGEN: Imagen8_Patentes]

CSIC and the University of Seville have developed a digital OR pulse combining photomultiplier that reduces unnecessary energy expenditure that occurs in

conventional architectures through spatial filtering of spurious avalanches. The technology presented is characterized by being made up of very compact macrocells with high energy efficiency. This allows the design of large digital photomultipliers that work much more efficiently than traditional ones.



Status	Granted Patent
Priority	14/02/2020
Inventors	Vornicu, Ion; Carmona Galan, Ricardo; Rodríguez Vázquez, Ángel
Patent Holder	University of Seville and Spanish National Research Council

EXTERNAL LIAISON



Status	Granted Patent
Priority	14/02/2020
Inventors	Vornicu, Ion; Carmona Galan, Ricardo; Rodríguez Vázquez, Ángel
Patent Holder	University of Seville and Spanish National Research Council



























@ AIRBUS

























BPTI'



THALES

AWARDS & RECOGNITION

Santiago Fernández Scagliusi wins the Thesis in 3 Minutes competition at the **University of Seville**

Santiago Fernández Scagliusi, from the PhD programme in Computer Engineering, has won the fifth edition of the Thesis in 3 Minutes competition of the University of Seville.

Winners of the **HiPEAC Technology Transfer Award 2023**

IMSE-CNM researcher Jorge Fernandez-Berni have been recipient of the HiPEAC Technology Transfer Award 2023 for his contribution entitled BiodAlverse: Smart conservation technologies.

2 IMSE researchers renew listing among the top 2% of the Stanford ranking in Electrical **Engineering**

Teresa Serrano Gotarredona in position 1020 (top 0.91%) and Bernabé Linares Barranco in position 357(top 0.32%).

Awards as part of the MEDA team

- Group Achievement Award to the Mars2020 **MEDA Instrument Development Team** (2022)
- ◆ Silver Group **Achievement Award** to the Mars2020 MEDA Instrument Team (2023)

84 | TECHNOLOGICAL TRANSFER EXTERNAL LIAISON | 85

OUTREACH

VISITING IMSE

A visit to the IMSE offers students, teachers, and the public in general an opportunity to obtain first-hand knowledge about the world of research and development in modern microelectronics. Visiting our facilities will certainly be of interest to anyone fascinated by science and technology, and also to those who would like to know exactly what kind of research is carried out in Andalusia and how it is done.

The visit is particularly recommended for high school students and students on professional training courses specializing in science and technology (electronics, IT, etc.).

To visit the IMSE, please contact us



visitas@imse-cnm.csic.es



+34 954 466 666.

TALKS



Presentation by the Eminent Prof. Naresh Shanbhag

Naresh Shanbhag, professor at the Univ. of Illinois Urbana-Champaign, gave a talk at the IMSE on 2 March.

March 2, 2023



Dr. Alloatti's talk

Dr. Alloatti leads the Free Silicon Foundation (https://f-si.org) dedicated to promoting free tools and gave an invited talk at the Seville Microelectronics Institute entitled 'Towards open-source silicon chips' on 14 June at the Seville Microelectronics Institute

June 14, 2023



European Researchers' Night

Part of the IMSE team was present once again at the European Researchers' Night, held on Friday 29 September.

September 29, 2023



Co-organisation of the Ciceron Conference (IMSE-ICM) Sustainability and Ethics in the Age of Digitalisation

October 30, 2023 Casa de la Ciencia

SOCIAL MEDIA

Traditionally, the gap between Science and Society has been wide and deep. For a long time, most scientists in the public research system regard their job as finished when they report their results in a specialized research journal. Today, this awareness has changed and the scientific community is trying to show citizens, using a language easily understandable, how Science has improved all aspects of their lives. Social Media are very important tools to gain access to people and personnel of IMSE-CNM put a lot of effort in increasing their expertise in media and communication as a way to bridge science and society. As a result of this strategy, public visibility of IMSE-CNM has been substantially increased. Some examples of news items published by local and regional newspapers are shown in these pages.

BLOGS & PRESS HIGHLIGHTS

Start of the QUBIP Project

QUBIP is a project funded by the European Commission (Horizon Europe programme - cluster 3 'Increased cybersecurity') which is coordinated by the LINKS Foundation. In QUBIP, IMSE participates in the pilot exploring the transition towards post-quantum cryptography in the IoT pilot under the coordination of Dr. Piedad Brox.

Source: RaiNews

https://www.rainews.it/tgr/piemonte/video/2023/09/torino-capofila-di-un-progetto-internazionale-per-rendere-sicura-linternet-del-futuro-9cd7671d-7608-46be-acfc-82b024894a88.

The electronic eye that mimics human vision

The event camera discriminates relevant information at high speed and reduces consumption by avoiding unnecessary data for efficient processing. The Institute of Microelectronics of the Andalusian capital (Imse), part of the Spanish National Research Council (CSIC) and the University of Seville, has focused on the system that makes the vision possible.

Source: El País

http://www.imse-cnm.csic.es/docs/noticias/20231120_ojo_electronico_vision_humana. pdf

IMSE co-organises an international meeting on Mars exploration of the MEDA team

The international team of scientists and engineers of the Spanish MEDA instrument meet in Seville at the headquarters of the Spanish Space Agency to take stock of the results obtained to date and discuss future work plans.

Source: Universidad de Sevilla

https://www.us.es/actualidad-de-la-us/el-im-se-coorganiza-una-reunion-internacional-so-bre-la-exploracion-de-marte-del

VIDEOS

Promotional video of the SPIRS project

Source EU H2020 SPIRS project / 2023

The EU and Science - Seville

Assessment of the role of the european union in the scientific field.

Source: European Commission in Spain / 2023

Language: Spanish

https://youtu.be/8DcW9P1BhVY?si=_4G0ashXUaj6J9Q_

86 | OUTREACH OUTREACH | 87

A microchip that increases cybersecurity

Microchip unveiled to prevent cyber-attack threats

Source: Canal Sur / 2023

Language: Spanish

AUDIOS

Interview with the researcher Piedad Brox in the radio programme 'A golpe de bit' broadcast on 16/10/2023

Piedad Brox

Source: **RNE / 2023**

Language: Spanish

Interview with Pau Ortega in the radio programme 'A golpe de bit' broadcast

Pau Ortega

Source: Canal Sur / 2023

Language: Spanish

Interview with José Miguel Mora in the radio programme 'A golpe de bit' broadcast

José Miguel Mora

Source: Canal Sur / 2023

Language: Spanish

Interview with Bernabé Linares in the radio programme 'A golpe de bit' broadcast on 22/11/2023

Bernabé Linares

Source: Canal Sur / 2023

Language: Spanish



INSTITUTO DE MICROELECTRÓNICA DE SEVILLA

Centro Nacional de Microelectrónica

C/ Américo Vespucio (Intersection with Leonardo Da Vinci) PCT Cartuja: 41092 - Seville, Spain

Phone: +34 95 446 66 66

Fax: +34 95 446 66 00

www.imse-cnm.csic.es