Consejo Superior de Investigaciones Científicas · Universidad de Sevilla
INTRANET  |  WEB MAIL
es    en
Noticias
The Instituto de Microelectrónica de Sevilla welcomes postdoctoral candidates interested in applying for a Marie Skłodowska-Curie Individual Fellowships (MSCA-IF).
Offer Deadline: 20/08/2020 09:00 - Europe/Brussels
♦ Defensa de Tesis Doctoral
Design of CMOS Digital Silicon Photomultipliers with ToF
for Positron Emission Tomography.
Franco Nahuel Bandi
29 Mayo 2020
Los investigadores del IMSE-CNM Bernabé Linares Barranco y Teresa Serrano Gotarredona, hablan sobre cómo La ingeniería neuromórfica busca replicar el funcionamiento del sistema nervioso humano con la intención de resolver problemas complejos en tiempo real y con una mayor eficiencia energética. Sección de Tecnología del diario El País.
14 Abril 2020
La investigadora del IMSE-CNM Teresa Serrano Gotarredona interviene en este artículo sobre cómo desde la tecnología se busca crear un dispositivo que alerte de la presencia de elementos tóxicos y fugas de sustancias, así como permitir calibrar la calidad del aire. Sección de Tecnología del diario El País.
16 Marzo 2020

Ofertas de empleo en el IMSE

El Mundo de los Chips

Oferta de servicios basados en el sistema automático de test ATE Agilent 93000

El IMSE en los medios

Tríptico informativo

El IMSE en Linkedin

El IMSE en Linkedin

El IMSE en Digital.CSIC

El IMSE en Digital.CSIC

Últimas publicaciones
A Sub-µW Reconfigurable Front-End for Invasive Neural Recording that Exploits the Spectral Characteristics of the Wideband Neural Signal  »
This paper presents a sub- µW ac-coupled reconfigurable front-end for invasive wideband neural signal recording. The proposed topology embeds filtering capabilities enabling the selection of different frequency bands inside the neural signal spectrum. Power consumption is optimized by defining specific noise targets for each sub-band. These targets take into account the spectral characteristics of wideband neural signals: local field potentials (LFP) exhibit l/f(x) magnitude scaling while action potentials (AP) show uniform magnitude across frequency. Additionally, noise targets also consider electrode noise and the spectral distribution of noise sources in the circuit. An experimentally verified prototype designed in a standard 180 nm CMOS process draws 815 nW from a 1 V supply. The front-end is able to select among four different frequency bands (modes) up to 5 kHz. The measured input-referred spot-noise at 500 Hz in the LFP mode (1 Hz - 700 Hz) is 55 nV/root Hz while the integrated noise in the AP mode (200 Hz - 5 kHz) is 4.1 µVrms. The proposed front-end achieves sub-µW operation without penalizing other specifications such as input swing, common-mode or power-supply rejection ratios. It reduces the power consumption of neural front-ends with spectral selectivity by 6.1x and, compared with conventional wideband front-ends, it obtains a reduction of 2.5x.

Journal Paper - IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 5, pp 1426-1437, 2020 IEEE
DOI: 10.1109/TCSI.2020.2968087    ISSN: 1549-8328    » doi
J.L. Valtierra, M. Delgado-Restituto, R. Fiorelli and A. Rodriguez-Vazquez
Implementing Cryptographic Pairings on ARM dual-core Processors  »
In this paper, we explore the parallelization capabilities of the ARM processing system embedded in a Zynq device for a software implementation of the optimal Ate pairing. First, the use of the NEON coprocessor was evaluated. It was found that on ARM v7 Cortex-A9 processors the computation of the optimal Ate pairing based on NEON does not perform better than an optimized ARM-assembly equivalent implementation. Therefore, we moved to explore the parallelization of pairing computation using a dual-core processing approach. By organizing operations of line evaluation and point arithmetic formulas to have little data dependency, it was possible to schedule independent operations to be perfomed simultaneously in separate cores of an ARM dual-core Cortex-A9 processor. The same principle was applied in the arithmetic procedures of the extension fields. In this way, our software is able to perform 25.6% and 6.6% faster than the best two implementations previously reported on ARM Cortex-A9 processors.

Journal Paper - IEEE Latin America Transactions, vol. 18, no. 2, pp 232-240, 2020 IEEE
DOI: 10.1109/TLA.2019.9082233    ISSN: 1548-0992    » doi
R. Caiman, A. Cabrera and S. Sanchez-Solano
A comparative study of stacked-diode configurations operating in the photovoltaic region  »
This article presents a detailed comparative analysis of two possible stacked-diode configurations operating as solar cells. The performance of a single p-well - deep n-well diode is compared with the combination of such diode with a n-diff - pwell diode in parallel. Both configurations occupy the same area but offer different performance and, accordingly, they can have different application scopes. A test circuit to gauge the diodes performance and their spectral sensitivity has been integrated along with the two diode configurations in a 0.18 μm CMOS standard fabrication technology. The measured experimental results for the two diode configurations under study are validated with an analytical diode physical model.

Journal Paper - IEEE Sensors Journal, first online, 2020 IEEE
DOI: 10.1109/JSEN.2020.2987393    ISSN: 1530-437X    » doi
R. Gómez-Merchán, D. Palomeque-Mangut, J.A. Leñero-Bardallo, M. Delgado-Restituto and A. Rodríguez-Vázquez
On the use of causal feature selection in the context of machine-learning indirect test  »
The test of analog, mixed-signal and RF (AMS-RF) circuits is still considered as a matter of human creativity, and although many attempts have been made towards their automation, no accepted and complete solution is yet available. Indeed, capturing the design knowledge of an experienced analog designer is one of the key challenges faced by the Electronic Design Automation (EDA) community. In this paper we explore the use of causal inference tools in the context of AMS-RF design and test with the goal of defining a methodology for uncovering the root causes of performance variation in these systems. We believe that such an analysis can be a promising first step for future EDA algorithms for AMS-RF systems.

Conference - Design Automation and Test in Europe DATE 2020
M.J. Barragan, G. Leger, F. Cilici, E. Lauga-Larroze, S. Bourdel and S. Mir
Feature selection and feature design for machine learning indirect test: a tutorial review  »
Machine learning indirect test replaces costly specification measurements by simpler signatures and use modern learning algorithms to map these signatures to specifications. Defining a set of relevant signatures that appropriately captures the circuit performance degradation mechanisms is then a key point for enabling machine learning indirect test. In this tutorial we review some methodologies for selecting and designing such a set of information rich signatures.

Conference - Int. Conf. on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design SMACD 2020
M.J. Barragan and G. Leger

Webs relacionadas con el IMSE
Cl Américo Vespucio, 28. Parque Científico y Tecnológico Cartuja, 41092, Sevilla. Teléfono: 954466666, Fax: 954466600
jueves, 04 de junio de 2020
Última actualización: 28.05.2020
  infoimse-cnmcsices

© Copyright 2020 IMSE-CNM
Los contenidos de estas páginas web tienen solo carácter informativo. Los datos que aparecen pueden contener errores o no estar actualizados.
La información disponible, salvo indicación expresa en contrario, es susceptible de ser reutilizada total o parcialmente siempre que se cite la fuente de los documentos y su fecha de actualización.
En cualquier caso, este uso se regirá de acuerdo con lo legalmente dispuesto por el Consejo Superior de Investigaciones Científicas para publicarla en cualquier soporte o para utilizarla, distribuirla o incluirla en otros contextos accesibles a terceras personas.
Aviso legal web CSIC