News


Estudiante doctorado beca IEEE CASS 2025
Student Yanjin Lyu, under the supervision of Prof. José Manuel de la Rosa, has been awarded the prestigious IEEE CASS Pre-Doctoral Grant 2025.

The student supervised by our center's researcher, Prof. José Manuel de la Rosa, Yanjin Lyu, has been awarded an IEEE CASS Pre-Doctoral Grant in its 2025 edition for his outstanding research in the design of analog-to-digital converters.
May 30, 2025

READ MORE

IMSE reconocimiento Proyecto MaX-CSIC
New recognition for IMSE-CNM within the framework of the MaX-CSIC project

The award highlights the Institute's commitment to scientific excellence and continuous improvement within the framework of the MaX-CSIC project.
May 29, 2025

READ MORE

IMSE develops project Q-FENCE
The CSIC will lead the development of quantum-resistant cryptographic hardware in the European project Q-FENCE

The Institute of Microelectronics of Seville (IMSE-CNM) will lead the CSIC's participation in the project entitled "Securing Tomorrow's Digital Infrastructure with Quantum-Resistant Cryptography," under the acronym Q-FENCE.
May 19, 2025

READ MORE

IMSE sponsor at Debate Tournament
IMSE, sponsor for the second consecutive year of the national debate tournament

The Institute of Microelectronics of Seville once again supported this annual event, whose objectives include the development of critical thinking and civic engagement.
May 6, 2025

READ MORE

Science Fair 2025
Microelectronics featured at the Science Fair Through IMSE's Participation

IMSE participated once again in the Science Fair, now in its 23rd edition. Over the course of three days (April 22, 23, and 24), the event—organized by the Andalusian Society for the Promotion of Science (SADC)—transformed the Seville Conference and Exhibition Center into the epicenter of scientific outreach in Andalusia.
April 25, 2025

READ MORE

IMSE leads ARC 2025
IMSE Leads the Organization of the 21st International Symposium on Applied Reconfigurable Computing – ARC 2025

The international event brought together leading researchers and companies in reconfigurable computing at the School of Computer Engineering (University of Seville).
April 21, 2025

READ MORE

PREVIOUS EVENTS & NEWS

New Director of the IMSE-CNM


IMSE researcher Teresa Serrano Gotarredona has been appointed as the new Director of the Instituto de Microelectrónica de Sevilla.

READ MORE

Education at IMSE


- Doctoral Studies
- Master Studies
- Degree Studies
- Final Degree Projects
- Internships

READ MORE

Recent publications


Workload Compression Techniques to Scale Defect-Centric BTI Models to the Circuit Level
A. Santana-Andreo, V.M. van Santen, R. Castro-López, E. Roca, H. Amrouch and F.V. Fernández
Journal Paper · IEEE Transactions on Circuits and Systems I: Regular Papers (Early Access), 2025
IEEE    ISSN: 1549-8328
abstract      doi      

Bias Temperature Instability (BTI) poses a significant challenge in ensuring the reliability of digital systems, affecting the delay of digital logic gates, which ultimately can lead into timing failures. Sophisticated defect-centric models have been developed and successfully calibrated against empirical data to forecast the impacts of BTI at the device level. However, their application to large-scale digital circuits operating under realistic workloads over typical system lifetimes is limited because of the computational complexity of defect-centric models. To make the application of aging models in that context feasible, a useful technique is to compress the transistor workloads into simplified and hence manageable representative workloads. While fast in terms of execution speed, previous techniques struggle with accuracy when predicting aging degradation, and can reach a very high average error in threshold voltage increase prediction. In this work, we review the compression techniques described in the literature and propose two novel approaches that surpass existing ones in terms of accuracy, which is demonstrated for a complex digital design used as benchmark. Specifically, our best compression technique matches the predictions obtained through the reference uncompressed workloads, introducing negligible error, and maintains low execution times to efficiently and accurately scale defect-centric models to the circuit level.

TVLA assessment and proposed countemeasures on the hardware implementation of EdDSA25519
P. Navarro-Torrero, E. Camacho-Ruiz, M.C. Martinez-Rodriguez and P. Brox
Conference · Demo in the University Fait at DATE (Design, Automation and Test in Europe Conference) 2025, Marzo 31-Abril 2, 2025 (https://www.date-conference.com)
abstract     

Abstract not available

VLSI Integration of a Physical Unclonable Function as identifier and key generator
P. Ortega-Castro, M.C. Martinez-Rodriguez and P. Brox
Conference · Demo in the University Fait at DATE (Design, Automation and Test in Europe Conference) 2025, Marzo 31-Abril 2, 2025 (https://www.date-conference.com)
abstract     

Abstract not available

Security assessment methodology for RISC-V cores
A. Karmakar, P. Navarro-Tornero, E. Camacho-Ruiz, M.C. Martinez-Rodriguez and P. Brox
Conference · RISC-V Summit Europe 2025, Mayo 12-15, 2025
abstract     

Abstract not available

ALL PUBLICATIONS

IMSE corporate video


What we do


Our main area of specialization is the design of CMOS analog and mixed-signal integrated circuits and their use in different application contexts such as wireless communications, data conversion, smart imagers & vision sensors, biomedical devices, cybersecurity, neuromorphic computing and space technologies.

The IMSE-CNM staff consists of approximately one hundred people, including scientists and support personnel. IMSE-CNM employees are involved in advancing scientific knowledge, designing high level scientific-technical solutions and in technology transfer.

READ MORE

IMSE-related sites